一种采用收发双缓冲结构的1553B总线接口的设计与实现  

Design and Implementation of 1553BBUS with Double Buffering Mode

作　　者：石然 张永杰 王金芳 饶范钧 徐挺 SHI Ran;ZHANG Yong jie;WANG Jin fang;RAO Fan jun;XU Ting(Shanghai Institute of Spaceflight Control Technology,Shanghai 201109,China;Shanghai Engineering Research Center of Inertial,Shanghai 201109,China)

机构地区：[1]上海航天控制技术研究所,上海201109 [2]上海惯性工程技术研究中心,上海201109

出　　处：《导航定位与授时》2018年第5期83-89,共7页Navigation Positioning and Timing

基　　金：上海市优秀技术带头人资助项目(15XD1521500)

摘　　要：从简化结构、提高实时性的角度出发,提出了一种RT模式下的1553B总线接口。该总线接口硬件上以BU-61580为总线协议处理器,以FPGA为主处理器,在FPGA内部实现接口粘合逻辑,省去额外电路,做到无缝链接。软件上在接收端采用子地址双缓冲模式,保证数据一致性和正确性,发送端提出了发送双缓冲机制,在保证可靠性的前提下提高了数据更新的实时性。详细阐述了总线接口的设计和实现方案,并通过仿真和实验手段证明了该接口方案的可行性和有效性。A communication interface the circuit structure and improve the the construction based on BU 61580 which there is no the logical adhesion of 1553B bus working on RT mode is presented to simplify real time performance. In hardware design for the interface, protocol chip and FPGA host processor is established, in circuit needed for it is included in the FPGA. In software de sign for the interface, the problem of balancing real time and reliability is solved by the implemen tation of double buffering mechanism in both receiving and transmitting messages. The design and implementation for the interface circuit of the 1553B bus are described in detail, and the functional ity and performance are also verified by practical and simulation results.

关 键 词：1553B总线 双缓冲 接口 FPGA BU-61580 实时性 

分 类 号：TN919.71[电子电信—通信与信息系统]