检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:Fanyang Li
机构地区:[1]Fuzhou University,Fuzhou 310002,China
出 处:《Journal of Semiconductors》2018年第10期75-81,共7页半导体学报(英文版)
基 金:Project supported by the National Natural Science Foundation of China(No.61501122)
摘 要:We present a voltage reference using a wide-band cascaded current mode differentiator, for the improved PSRR performance. Compared with the conventional references, the reference with the technique is mainly characterized by a two cascaded stages current mode signal differentiator. In the differentiator, a zero OTA G_m is proposed, to achieve the wide-band differential characteristic. With the technique, the PSRR beyond the pole's corresponding frequency can be significantly improved with the minimum supply voltage only about V_(GS_PMOS) +(V_(GS_NMOS-VTH)). Fabricated with a 0.18 μm CMOS process, with the 0.9 V supply voltage, the PSRR @ 20 MHz of the reference is achieved at-54 dB. Moreover, the power dissipation is 19 μW.We present a voltage reference using a wide-band cascaded current mode differentiator, for the improved PSRR performance. Compared with the conventional references, the reference with the technique is mainly characterized by a two cascaded stages current mode signal differentiator. In the differentiator, a zero OTA G_m is proposed, to achieve the wide-band differential characteristic. With the technique, the PSRR beyond the pole's corresponding frequency can be significantly improved with the minimum supply voltage only about V_(GS_PMOS) +(V_(GS_NMOS-VTH)). Fabricated with a 0.18 μm CMOS process, with the 0.9 V supply voltage, the PSRR @ 20 MHz of the reference is achieved at-54 dB. Moreover, the power dissipation is 19 μW.
关 键 词:REFERENCE current mode DIFFERENTIATOR
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.31