检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:李娇[1,2] 徐海鹏[1] 崇云锋 刘鹏[1] 冉峰[1,2] LI Jiao;XU Haipeng;CHONG Yunfeng;LIU Peng;RAN Feng(Microelectronic Research and Development Center,Shanghai University,Shanghai 200444,China;Key Laboratory of Advanced Display and System Application,Shanghai University,Shanghai 200444,China)
机构地区:[1]上海大学微电子研究与开发中心,上海200444 [2]上海大学新型显示技术及应用集成教育部重点实验室,上海200444
出 处:《上海大学学报(自然科学版)》2019年第2期189-197,共9页Journal of Shanghai University:Natural Science Edition
基 金:国家自然科学基金资助项目(61674100)
摘 要:随着特征尺寸的减小,片上网络发生故障的概率显著增加.为了提高片上网络的容错能力,降低网络延迟,提出一种低延迟的无虚通道容错路由算法.该算法在转向模型的基础上,采用旁路结构,保持故障节点在固定方向上的连接,能够有效降低数据包延迟同时应对故障节点任意数量、任意分布的情况. 8×8的2D Mesh NoC的仿真结果表明,相比于参考的两种算法,本算法在单故障且通信负载为30%时,平均延迟分别降低4.35%和20.20%,且在多故障情况下同样具有较好的性能.As the characteristic size becomes smaller,network on chip (NoC) is prone to faults.To improve fault-tolerant ability of NoC and reduce network latency,a low-latency fault-tolerant routing algorithm without using virtual channels is presented.Based on a turn model,the algorithm uses a bypass structure to keep a fixed direction connection of fault nodes.This way can reduce packet latency and deal with arbitrary amount and arbitrary distribution of fault nodes.Simulation results in an 8×8 2D-Mesh NoC show that,compared with two reference algorithms,the proposed algorithm can reduce average latency by 4.35% and 20.20% with a single fault node and a communication load of 30%. It can also effectively deal with multiple faults.
分 类 号:TP393[自动化与计算机技术—计算机应用技术]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:52.15.202.111