检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:赵清林 崔少威[1,2] 李建楠 郭善胜 ZHAO Qinglin;CUI Shaowei;LI Jiannan;GUO Shansheng(Key Lab of Power Electronics for Energy Conservation and Motor Drive of Hebei Province, Qinhuangdao 066004,Hebei,China;College of Electrical Engineering, Yanshan University,Qinhuangdao 066004,Hebei,China)
机构地区:[1]电力电子节能与传动控制河北省重点实验室,河北秦皇岛066004 [2]燕山大学电气工程学院,河北秦皇岛066004
出 处:《电气传动》2019年第9期16-21,共6页Electric Drive
基 金:光宝科技电力电子技术科研基金项目(PRC20151384)
摘 要:针对LLC变换器的控制管,采用谐振驱动电路(RGD);针对同步整流管,采用电流连续型的电流源驱动电路(CSD)。详细分析了RGD和CSD电路的工作原理、各部分损耗及谐振电感最优化设计。对于控制管,最优化设计为实现驱动损耗和关断损耗之间的平衡;对于同步整流管,最优化设计为实现驱动损耗和体二极管损耗之间的平衡。同时,设计制作了1 MHz同步整流半桥LLC原理样机,并给出实验结果。A resonant gate driver(RGD)was proposed for the control tubes of the LLC converter. A constant current source driver(CSD)was used for the synchronous rectifiers. The working principle,drive losses and the optimization design of resonant inductance of RGD and CSD circuit were analyzed in detail. For control tubes,the optimum design was the balance between drive losses and turn- off losses;for synchronous rectifiers,the optimum design was the balance between drive losses and body diode losses. At the same time,the prototype of a 1 MHz synchronous rectifier half-bridge LLC was designed and the experimental results are given.
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.62