检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:柯凌云 杨海波[1] 颜俊伟 孙志朋 牛晓阳[1,2] 孔洁 苏弘[1] KE Ling-yun;YANG Hai-bo;YAN Jun-wei;SUN Zhi-peng;NIU Xiao-yang;KONG Jie;SU Hong(Institute of Modern Physics,Chinese Academy of Sciences,Lanzhou 730000,China;University of Chinese Academy of sciences,Beijing 100049,China)
机构地区:[1]中国科学院近代物理研究所,兰州730000 [2]中国科学院大学,北京100049
出 处:《核电子学与探测技术》2019年第4期416-420,共5页Nuclear Electronics & Detection Technology
基 金:国家重点研发计划(2016YFB0701001);国家自然科学基金(11605265,11475234,11775285)资助
摘 要:为记录和分析塑闪阵列探测器(PSD)中塑闪单元条的有效输出信号,设计一款针对PSD塑闪单元条的标定触发电路。该触发电路由时间检出单元和逻辑触发单元组成,使用三路模拟电路实现对三路探测器的精确时间检出。通过现场可编程门阵列(FPGA)进行逻辑符合统计结果,并与上位机通信实现对定时电路的控制,可通过上位机配置阈值和设置符合通道。测试结果表明:该标定触发电路工作性能稳定,计数率高,通道一致性好,能够灵活配置逻辑,可满足使用要求。For recording and analyzing the valid output signal of plastic scintillator bar,which placed in the Plastic Scintillator Detector Array(PSD),a Calibration and trigger circuit has been designed.The circuit contains time readout unit and logic trigger unit.The time readout unit is implemented with three channels of analog circuits to acquire the accurate timing result.After this unit,using a FPGA to implement the logic coincidence for the output signal,control the timing process and communicate with the host computer.The host computer can configurate the threshold and determine the channels to coincide.The circuit has been characterized in the lab and proven to satisfy the design requirement.The result shows that it has stable working performance,high counter rate,high uniformity in each channel and easy reconfiguration.
分 类 号:TL8[核科学技术—核技术及应用]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.16.24.18