采用0.18μm CMOS工艺的高速模拟自适应判决反馈均衡器  

High-speed analog-adaptive decision feedback equalizer with 0.18 μm CMOS technology

作　　者：展永政 胡庆生[1] ZHAN Yong-zheng;HU Qing-sheng(Institute of RF-and OE-ICs,Southeast University,Nanjing 210096,China)

机构地区：[1]东南大学射频与光电集成电路研究所

出　　处：《浙江大学学报（工学版）》2019年第12期2423-2430,共8页Journal of Zhejiang University：Engineering Science

基　　金：国家自然科学基金资助项目(61471119)

摘　　要：采用0.18μm CMOS工艺设计实现适用于高速背板通信的2抽头模拟自适应判决反馈均衡器(DFE).采用半速率结构提高电路工作速度,降低功耗,并设计由乘法器和积分器构成的模拟最小均方(LMS)自适应电路.为了改善自适应算法的效果,对模拟LMS电路进行优化设计,使其既满足自适应算法的收敛性和稳定性要求,又能获得较小的积分误差,并且积分器能够输出稳定的偏置电压.包括整个焊盘在内的芯片面积为0.378 mm2.测试结果表明:电路自适应开启时能够对4 GHz损耗为12 dB的信道进行有效补偿,且垂直张开度和水平张开度分别达到275.5 mV和72 ps,均衡效果明显优于自适应关闭状态.当电源电压为1.8 V、工作速度为8 Gb/s时,电路的功耗为49.9 mW.所设计的模拟自适应DFE电路更适用于25 G及以上的高速通信链路系统.A 2-tap analog-adaptive decision feedback equalizer(DFE) was designed using 0.18 μm CMOS technology for high-speed backplane communication. Half-rate architecture was adopted to improve the speed and reduce the power. And analog least-mean-square adaptive circuit composed of multiplier and integrator was designed. In order to improve the effect of adaptive algorithm, LMS analog circuit was optimized, which not only ensured the requirement of the adaptive convergence and stability, but also obtained the smaller integral error to output the stable bias voltage for integrator. The whole chip area including pads was 0.378 mm2. The test results show that DFE can compensate 12 dB channel loss at 4 GHz when adaptive circuit was turned on, and the vertical opening and horizontal opening reached 275.5 mV and 72 ps, respectively, which was significantly better than that when it was turned off. The power consumption was 49.9 mW at the supply voltage of 1.8 V and the rate of 8 Gb/s.The designed analog-adaptive DFE circuit is more suitable for high-speed communication link systems of 25 G and above.

关 键 词：判决反馈均衡器(DFE) 半速率 最小均方(LMS) 积分器 

分 类 号：TN432[电子电信—微电子学与固体电子学]