检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:吴嘉伟 魏志强[3] 张会新[1,2] WU Jiawei;WEI Zhiqiang;ZHANG Huixin(Key Laboratory of Electronic Measurement Technology,North University of China,Taiyuan 030051,China;MOE Key Laboratory of Instrumentation Science&Dynamic Measurement,North University of China,Taiyuan 030051,China;Beijing Institute of Aerospace Metrology and Testing Technology,Beijing 100076,China)
机构地区:[1]中北大学电子测试技术重点实验室,山西太原030051 [2]中北大学仪器科学与动态测试教育部重点实验室,山西太原030051 [3]北京航天计量测试技术研究所,北京100076
出 处:《现代电子技术》2020年第4期34-37,共4页Modern Electronics Technique
摘 要:针对多路数据存储中所采集数据传输与存储速率不匹配的问题,提出一种基于FPGA和FLASH的多路数据存储技术。FPGA芯片可以通过RS 422串并转换模块将输入的串行数据转换为并行数据存入第一级数据缓存,主控模块对其重新编帧后存入第二级数据缓存中,最后在FLASH控制模块作用下把数据存入FLASH存储器中。经测试,从FLASH存储器中读取的数据正确,该系统工作可靠。A multi⁃channel data storage technology based on FPGA and Flash is proposed to improve the mismatch between the collected data transmission rate and its storage rate in multi⁃channel data storage.The FPGA chip is adopted to convert the inputted serial data into the parallel data by means of the RS⁃422 serial⁃to⁃parallel conversion module and store them into the first⁃level data caching,refresh their frame and store them in the second⁃level data caching by means of the master control module,and store the data in Flash memory by means of the Flash control module.The testing results show that the data read from the flash memory is correct and the system is provided with reliable run.
关 键 词:多路数据存储 FPGA FLASH 串并转换 数据缓存 数据重新编帧
分 类 号:TN919-34[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.34