检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:汤衡 何善亮 陈杨 TANG Heng;HE Shanliang;CHEN Yang(Chengdu Corpro Technology Co.,Ltd.,Chengdu 610041,China)
出 处:《电讯技术》2020年第3期344-349,共6页Telecommunication Engineering
摘 要:为了提升直接数字频率合成器(Direct Digital Synthesizer,DDS)的性能,针对DDS的相幅转换器进行了改进。基于坐标旋转数字计算算法(Coordinate Rotation Digital Computer Algorithm,CORDIC),利用三角函数角度近似的性质和相位寻址位与旋转角度的转换关系对超四算法改进,得到了仅需一次单向旋转的改进算法,并给出了该算法实现的电路结构。通过Matlab仿真分析,该电路无杂散动态范围值可以达到-119. 1 dBc,输出误差小于1. 05×10-5。基于Xilinx的FPGA平台进行仿真实验,结果表明该电路结构的输出延时不超过21 ns,相比其他类型的CORDIC算法提升了近48!的速度,同时面积资源也明显减少。该设计可以为雷达、通信等系统优化提供新的思路。In order to improve the performance of direct digital synthesizer( DDS),the phase-to-space converter for DDS is improved. Based on the coordinate rotation digital computer algorithm( CORDIC),the properties of the angle approximation of the trigonometric function and the conversion relationship between the phase addressing bit and the rotation angle are used to improve the Excessfours algorithm. An improved algorithm with only one unidirectional rotation is obtained,and the circuit structure realized by the algorithm is given. Through Matlab simulation analysis,the spurious free dynamic range( SFDR) value of the circuit can reach-119. 1 dBc,and the output error is less than 1. 05×10-5. Simulation experiments based on Xilinx FPGA platform show that the output delay of the circuit structure does not exceed 21 ns,which is nearly 48! faster than that of other types of CORDIC algorithms,and the area resources are also significantly reduced. This design can provide new ideas for system optimization such as radar and communication.
关 键 词:直接数字频率合成器 CORDIC 超四算法 系统优化
分 类 号:TN742.1[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.38