检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:和爽 王红亮[1] HE Shuang;WANG Hongliang(National Key Laboratory For Electronic Measurement Technology,Key Laboratory of Instrumentation Science and Dynamic Measurement,Ministry of Education,North University of China,Taiyuan 030051,China)
机构地区:[1]中北大学电子测试技术国家重点实验室,仪器科学与动态测试教育部重点实验室,太原030051
出 处:《电子器件》2020年第1期124-127,共4页Chinese Journal of Electron Devices
摘 要:为了解决传统转换器传输接口传输速率低、抗干扰差、布局布线面积大等问题,设计了一种基于JESD204B的射频信号高速采集系统。系统对接收到的射频信号进行下变频处理,通过高速ADC对解调基带信号直接采样,采样后的数字基带信号通过自主设计的JESD204B接口逻辑传输至FPGA并缓存。测试结果表明,系统可实现1.0 Gsample/s采样率的直接采样,数据传输速率可达10 Gbit/s,且数据链路稳定可靠。In order to solve the problems of low transmission rate,poor anti-interference and large layout area of traditional converter transmission interface,a high-speed acquisition system of RF signal based on JESD204B is designed.The received RF signal is down-converted,the demodulated baseband signal is directly sampled by the high-speed ADC.The sampled digital baseband signal is transmitted to the FPGA through the self-designed JESD204B interface and buffered.Test results show that the system can achieve direct sampling with a sampling rate of 1.0 Gsample/s and a data transmission rate of up to 10 Gbit/s,and the data link is stable and reliable.
关 键 词:高速采集系统 JESD204B FPGA 正交解调 乒乓操作
分 类 号:TN957[电子电信—信号与信息处理]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.145.135.237