检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:苏东 冯全源[1] SU Dong;FENG Quanyuan(Institute of Microelectronics,Southwest Jiaotong University,Chengdu 611756,P.R.China)
出 处:《微电子学》2020年第2期188-192,共5页Microelectronics
基 金:国家自然科学基金重点资助项目(61531016,61831017);四川省科技支撑计划重点资助项目(2018GZ0139);四川省重大科技专项资助项目(2018GZDZX0001)。
摘 要:针对单线传输LED驱动器在多级联传输时存在高误码率的问题,采用信号"护城河"技术,设计了一种避免码间串扰的LED驱动芯片。芯片具有三路PWM驱动端口,可实现256级灰度输出,为防止数据衰减,数据自动整形转发。通过引入"护城河"技术,隔离相邻数据,消除延时误差积累,从而避免码间串扰。实测结果表明,"护城河"技术在相邻码间建立了一个稳定时长大于196μs的低电平,并且在800 kbit/s的传输速率下,传输特性良好。该芯片有望用于大型户外显示屏中。In order to solve the problem of high bit error rate of single-line LED driver in multi-cascade transmission, an LED driver chip was designed to avoid inter-symbol interference(ISI) by adopting signal moat technology. The chip had three PWM drive ports, which could carry 256-level grayscale output as well as automatically shaped and forwarded data to prevent data attenuation. By introducing the moat technology, the adjacent data was isolated, and the delay error accumulation could be eliminated, thereby having avoided ISI. The measured results showed that a low level was established between adjacent codes with a stable duration longer than 196 μs by the moat technology. Besides, the transmission characteristics were good at a transmission rate of 800 kbit/s. The designed chip was expected to be applied to large outdoor display screens.
分 类 号:TN432[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.38