检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:李海涛[1] 李斌康[1,2] 阮林波 田耕[1,2] LI Hai-tao;LI Bin-kang;RUAN Lin-bo;TIAN Geng(Northwest Institute of Nuclear Technology,Xi’an,Shaanxi 710024,China;State Key Laboratory of Simulation and Effect for Intense Pulse Radiation,Xi’an,Shaanxi 710024,China)
机构地区:[1]西北核技术研究院,陕西西安710024 [2]强脉冲辐射环境模拟与效应国家重点实验室,陕西西安710024
出 处:《电子学报》2020年第6期1071-1076,共6页Acta Electronica Sinica
基 金:国家自然科学基金(No.11605141);强脉冲辐射环境模拟与效应国家重点实验室(西北核技术研究院)专项经费资助项目(No.SKLIPR1501Z,No.SKLIPR1502Z)。
摘 要:基于频差法原理实现顺序等效采样方法,将时域问题转化到频域进行处理,理论上分析其可行性,给出频率差值的计算方法,可以通过频差设计任意等效采样频率.经过电路板实验验证,该方法简化了步进延时系统的复杂度,降低延时路径上的引入的干扰,目前实现的最小步进延时为1.71ps,最高顺序等效采样率约为585GS/s.为了缩短基于频差法的顺序等效采样所需的总时间,提出了倍频采样时钟的技术.该方法可以扩展应用到许多等效采样的领域中.A new sequential equivalent sampling method is proposed based on the principle of frequency difference method,which transforms the sampling problem from time domain to frequency domain.The feasibility of the proposed method is theoretically analyzed and also verified by an experimental circuit board,where the equivalent sampling frequecy can be set arbitrarily by changing the frequency difference.This method simplifies the design of step delay system and reduces the interference introduced in time delay path,making out the minimum step delay is 1.71ps and the maximum sequential equivalent sampling rate is about 585GS/s.In order to shorten the total time required for sequential equivalent sampling,a technique of frequency doubling sampling clock is proposed.The proposed sampling method can be widely used in other equivalent sampling systems.
分 类 号:TN79[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.63