超高清显示系统设计  被引量:1

Design of ultra-high-definition display system

在线阅读下载全文

作  者:杨嘉棋 任立成 欧阳益民[1,2] 刘学智 张建林[1,2] Yang Jiaqi;Ren Licheng;Ouyang Yimin;Liu Xuezhi;Zhang Jianlin(Institute of Optics and Electronics,Chinese Academy of Sciences,Chengdu 610209,China;University of Chinese Academy of Sciences,Beijing 100049,China)

机构地区:[1]中国科学院光电技术研究所,成都610209 [2]中国科学院大学,北京100049

出  处:《国外电子测量技术》2020年第11期107-112,共6页Foreign Electronic Measurement Technology

基  金:科技委创新项目基金20-H863-XX(G158207)资助。

摘  要:随着显示技术和传感器的不断发展,数字图像的分辨率越来越高,更高分辨率、更广域场景的全高清和超高清显示从原有的1920×1080pixels发展到3840×2160pixels、7680×4320pixels等,需求越发强烈,成为了目前的一种发展趋势;然而,随之而来的大数据量,对硬件存储及计算处理资源的要求也越来越高,现有的众核和多芯片协同处理架构存在高功耗、高成本、系统复杂的问题。因此,设计了一种单芯片的并行处理架构,通过HI3559A平台,在该架构基础上采用双图像信号处理(ISP)单元,对采集得到的大量时序数据进行并行处理,并通过平台内部的视频处理VPSS和视频输出(VO)单元对得到的数据信息进行二次处理,最后通过HDMI接口进行输出。最终,在该平台上是实现了3840×2160pixels视频分辨率的一体化采集、处理和显示,达到了精简高效和低功耗的目的。With the continuous development of display technology and sensors,the resolution of digital images is getting higher and higher.Full HD and UHD displays of higher resolution and wider area scenes have developed from the original1920×1080 pixels to 3840×2160 pixels,7680×4320 pixels,etc.,and the demand is increasing.Intensity has become a current development trend,however,with the subsequent large amount of data,the requirements for hardware storage and computing processing resources are getting higher and higher,and the existing many-core and multi-chip collaborative processing architectures have high power consumption,high cost,and system complexity.Therefore,this paper designs a single-chip parallel processing architecture.Through the HI3559 Aplatform,dual image signal processing(ISP)units are used on the basis of the architecture to perform parallel processing on a large number of time series data collected,and through the VPSS and VO unit inside the platform,the obtained data information is processed twice,and finally output through the HDMI interface.Finally,the integration of video capture,processing and display is realized on this platform,achieving the goal of streamlining,high efficiency and low power consumption.

关 键 词:超高清 并行处理架构 HI3559A 精简 

分 类 号:TN27[电子电信—物理电子学]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象