检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:黄正峰[1] 杨潇 国欣祯 戚昊琛[1] 鲁迎春[1] 欧阳一鸣[2] 倪天明 徐奇 Huang Zhengfeng;Yang Xiao;Guo Xinzhen;Qi Haochen;Lu Yingchun;Ouyang Yiming;Ni Tianming;Xu Qi(School of Electronic Science&Applied Physics,Hefei University of Technology,Hefei 230601,China;School of Computer&Information,Hefei University of Technology,Hefei 230601,China;School of Electrical Engineering,Anhui Poly technic University,W uhu 241000.China)
机构地区:[1]合肥工业大学电子科学与应用物理学院,合肥230601 [2]合肥工业大学计算机与信息学院,合肥230601 [3]安徽工程大学电气工程学院,芜湖241000
出 处:《电子测量与仪器学报》2020年第12期85-93,共9页Journal of Electronic Measurement and Instrumentation
基 金:国家自然科学基金(61874156,61874157,61904001,61904047);安徽省自然科学基金(1908085QF272)资助项目。
摘 要:快速增长的功耗是VLSI设计中的重要问题,特别是输入信号中存在毛刺,双边沿触发器的功耗将会显著增大。为了有效降低功耗,提出了一种基于C单元的抗干扰低功耗双边沿触发器AILP-DET,结构采用快速的C单元,不仅能够阻塞输入信号存在的毛刺,阻止触发器内部冗余跳变的发生,降低晶体管的充放电频率;而且增加了上拉-下拉路径,降低了其延迟。相比现有的双边沿触发器,AILP-DET只在时钟边沿采样,有效降低了功耗。通过HSPICE仿真,与10种双边沿触发器相比较,AILP-DET仅仅增加了7.58%的延迟开销,无输入毛刺情况下总功耗平均降低了261.28%,有输入毛刺情况下总功耗平均降低了46.97%。详尽的电压温度波动分析表明,该双边沿触发器对电压、温度等波动不敏感。One of the paramount issues in the field of VLSI design is the rapid increase in power consumption.When the input signal is interfered and glitches occur,the power consumption of the double edge-triggered flip-flop(DETFF)will increase significantly.In order to effectively reduce the power consumption,this paper proposed an anti-interference low-power double edge-triggered flip-flop based on C-elements.The improved C-element is used in this DETFF.One side,it effectively blocks the glitches in the input signal,prevents redundant transitions inside the DETFF,and reduces the charge and discharge frequency of the transistor.The C-element also adds pull-up and pull-down paths,reducing its latency.Compared with other existing DETFFS,the DETFF proposed in this paper only flips once on the clock edge,which effectively reduces power consumption.The HSPICE is used to simulate the proposed DETFF and the other 10 DETFFs,AILP-DET only increased the delay overhead by 7.58%,the total power consumption is reduced by an average of 261.28%without input glitches,and the average power consumption is reduced by 46.97%with input glitches.Detailed voltage and temperature variations analysis indicate that the proposed DETFF features are less sensitive to voltage and temperature variations.
分 类 号:TN432[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.33