RISCV密码专用处理器能效概率模型与体系结构研究  

Research on Energy Efficiency Probability Model and Architecture of RISCV Cryptographic Processor

作　　者：李伟[1] 别梦妮 陈韬[1] 吴艾青 南龙梅[2] LI Wei;BIE Mengni;CHEN Tao;WU Aiqing;NAN Longmei(PLA Information Engineering University,Zhengzhou 450000,China;State Key Laboratory of ASIC and System,Fudan University,Shanghai 200433,China)

机构地区：[1]解放军信息工程大学,郑州450000 [2]复旦大学专用集成电路与系统国家重点实验室,上海200433

出　　处：《电子与信息学报》2021年第6期1541-1549,共9页Journal of Electronics & Information Technology

摘　　要：该文以高能效为目标,建立了密码专用处理器能效概率模型,并指导高能效密码专用处理器体系结构设计。该文将面向密码领域的专用指令处理器设计空间探索问题描述为“1”值在配置矩阵中的定位问题,通过引入概率矩阵进一步将定位问题转化为最优配置的概率问题,并基于机器学习思想提出了密码专用处理器最高能效概率模型。实验证明,该文提出的能效概率模型平均经过2300次迭代输出最终结果,且预测准确率达到92.7%。根据最高能效概率模型,对密码专用处理器设计空间进行探索,获取满足高能效需求的密码专用处理器运算单元集合,以扩展指令的方式将其集成到开源通用64位RISCV处理器核心Araine中,提出高能效密码专用处理器体系结构。将该处理器在CMOS 55 nm工艺下进行逻辑综合,结果表明,该文提出的RISCV密码专用处理器与扩展前相比面积增大了426874 mm^(2),关键延迟增加了0.51 ns,完成密码算法总时间面积积增幅之和为0.46,执行常见密码算法能效比在1.61~35.16 Mbps/mW范围内。This paper establishes an energy efficiency probability model for a dedicated cryptographic processor,and guides the design of the cryptographic processor.The design space exploration problem of a processor is designed as the positioning problem of"1"values in the configuration matrix.The probability matrix is introduced to transform the positioning problem into an optimal configuration probability problem.Based on the idea of machine learning,a probability model for the highest energy efficiency of a dedicated cryptographic processor is proposed.Experiments prove that the energy efficiency probability model in this paper outputs the final result after 2300 iterations on average,and the prediction accuracy rate reaches 92.7%.According to the highest energy efficiency probability model,a collection of computing units that meet high energy efficiency requirements can be obtained,and they are integrated into the open source general-purpose 64 bit RISCV processor core named Ariane.A dedicated processor for energy-efficient cryptography is built.The processor is synthesized under the CMOS 55 nm process,and the results show that compared with Ariane,the area of the proposed cryptographic processor increases by 426874 mm^(2),the key delay increases by 0.51 ns,and the sum of the increasing total time area of the cryptographic algorithm is 0.46,the energy efficiency ratio of common cryptographic algorithms is within the range of 1.6~35.16 Mbps/mW.

关 键 词：密码处理器 机器学习 能效概率模型 高能效 

分 类 号：TN918.4[电子电信—通信与信息系统] TP316.4[电子电信—信息与通信工程]