检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:王位 汪光森[1] 周斌 张振宇[1] WANG Wei;WANG Guang-sen;ZHOU Bin;ZHANG Zhen-yu(National Key Laboratory of Science and Technology on Vessel Integrated Power System,Naval University of Engineering,Wuhan 430033,China)
机构地区:[1]海军工程大学军用电气科学与技术研究所,武汉430033
出 处:《电机与控制学报》2021年第7期50-60,共11页Electric Machines and Control
基 金:国家自然科学基金重大项目(51490681)。
摘 要:针对应用于电磁发射系统瞬时大功率、大电流工况的,独立双三相共母线五电平NPC/H桥逆变器直流侧电容均压控制策略进行了研究。首先,介绍了研究对象的拓扑结构与均压控制原理。接着,分析了实际调制过程中均压控制延时产生的原因及影响负效果。据此,提出了一种采用FPGA减小控制延时的均压控制策略。通过直流侧电容电压比较电路,FPGA在输出脉冲前进行电容电压大小关系的判断,进行输出通路选择。从而避免均压控制延时导致的均压调节反向现象发生,实现优化电容电压均压效果、抑制电容电压波动的目的。最后,通过实时仿真平台,验证了该均压优化控制策略的可行性和有效性。Aiming at the DC-link capacitor voltage balance control strategy of independent double three-phase common-bus five-level NPC/H bridge inverter,which is applied to an electromagnetic emission system under instantaneous high power and high current conditions.Firstly,the topological structure of the research object and the principle of voltage balance control were described in detail.Then,the causes and effects of voltage balance control delay in the actual modulation process were analyzed.Based on this,a voltage balance control strategy based on FPGA to reduce control delay was proposed.Before the FPGA outputs pulses,the judgment of the relation of capacitor voltage was made again by the DC-link capacitor voltage comparison circuit,to select the output path.It can avoid the phenomenon of voltage balance reverse-regulation to optimize the effect of voltage balance control and to restrain the voltage fluctuation.Finally,on the semi-physical real-time simulation platform,the feasibility and effectiveness of the optimized control strategy are verified.
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.219.81.99