检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:万旺 张红旗 张大宇 张松 王贺 WAN Wang;ZHANG Hongqi;ZHANG Dayu;ZHANG Song;WANG He(China Aerospace Components Engineering Center,Beijing 100094,China)
机构地区:[1]中国航天宇航元器件工程中心,北京100094
出 处:《电子产品可靠性与环境试验》2021年第6期17-22,共6页Electronic Product Reliability and Environmental Testing
摘 要:硬件木马可以通过篡改设计、漏洞攻击等方式植入,从而破坏FPGA原始设计的功能。为了保证FPGA内部配置的可靠性,以Xilinx Virtex系列FPGA为例,对FPGA的配置存储器、配置流程等方面做了具体的介绍,并在此基础上设计并实现了基于JTAG接口的位流回读与检测系统,通过JTAG接口,完成回读操作,并对回读数据进行分析,从而判定是否受到硬件木马感染。在Xilinx Virtex 7系列FPGA上进行验证,试验结果表明该方法可以有效地检测出受感染的设计。相比于旁路分析等硬件木马检测方法,该方法具有更强的鲁棒性和更宽的覆盖范围。Hardware Trojan can be implanted by tampering with the design, vulnerability attacks and other ways, thus destroying the function of FPGA’s original design. In order to ensure the reliability of the internal configuration of the FPGA, taking Xilinx Vertex series FPGA as an example, the configuration memory and configuration process of the FPGA are introduced in detail. On this basis, a bitstream readback and detection system based on the JTAG interface is designed and implemented. Through the JTAG interface, the readback operation is completed, and the readback data is analyzed to determine whether it is infected by the hardware Trojan. The verification is carried cut on Xilinx Vertex 7 series FPGA, and the test results show that the method can effectively detect the infected design. Compared with hardwcre Trojan detection methods such as bypass analysis, this method has stronger robustness and wider coverage.
关 键 词:硬件木马检测 位流回读 JTAG接口 FPGA配置
分 类 号:TP309.5[自动化与计算机技术—计算机系统结构]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.148.241.210