检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:辛云旭 文丰[1] 张凯华[1] Xin Yunxu;Wen Feng;Zhang Kaihua(National Key Laboratory for Electronic Measurement Technology,Key Laboratory Instrument Science and Dynamic Testing of Ministry of Education,North University of China,Taiyuan 030051,China)
机构地区:[1]中北大学仪器科学与动态测试教育部重点实验室电子测试技术国家重点实验室,太原030051
出 处:《电子测量技术》2021年第21期125-132,共8页Electronic Measurement Technology
基 金:国家重点研发计划(2018YFF01010500)项目资助。
摘 要:为解决传统总线在FPGA与FPGA之间高速数据传输时在带宽、灵活性、传输距离和可靠性等方面的不足,提出了一种基于Serial RapidIO(SRIO)互连体系结构和光电转换模块为一体的远距离高速数据传输方案。该方案以Xilinx的ZYNQ7000系列FPGA和Kintex7系列FPGA为RapidIO的互连设备,通过调用Xilinx的IP核实现SRIO传输协议并对逻辑层的用户接口编程完成通信,数据交换接口采用光电转换模块以光缆替代电缆实现远距离数据交换。经过大量测试试验,该方案在通信两端连接10 km光缆实现的传输速度为444 Mbit/s,传输过程零误码零丢帧,且系统运行稳定、可靠。In order to solve the deficiencies in bandwidth,flexibility,transmission distance and reliability of traditional buses in high-speed data transmission between FPGA and FPGA,a Serial RapidIO(SRIO) interconnection architecture and photoelectric conversion module are proposed.The long-distance high-speed data transmission program.This solution uses Xilinx′s ZYNQ7000 series FPGA and Kintex7 series FPGA as the interconnection equipment of RapidIO.It implements the SRIO transmission protocol by calling Xilinx′s IP core and completes the communication by programming the user interface of the logic layer.The data exchange interface adopts a photoelectric conversion module and replaces it with an optical cable.The cable realizes long-distance data exchange.After a large number of tests,the solution achieved a transmission speed of 444 Mbit/s by connecting a 10 km optical cable at both ends of the communication,zero error and zero frame loss during the transmission process,and the system is stable and reliable.
分 类 号:TN911[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.147