检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:潘诚 雷倩倩[1] 高宇飞 于鹏 冯松[1] PAN Cheng;LEI Qianqian;GAO Yufei;YU Peng;FENG Song(School of Science,Xi’an Polytechnic University,Xi’an 710000,China;Shenzhen New Radio Technology Co.,Ltd.,Shenzhen 518000,China)
机构地区:[1]西安工程大学理学院,陕西西安710000 [2]深圳市纽瑞芯科技有限公司,广东深圳518000
出 处:《电子设计工程》2022年第7期10-14,共5页Electronic Design Engineering
基 金:国家重点研发计划项目(2018YFB2200500)。
摘 要:文中设计了一款10 bit 250 MS/s的电流舵数模转换器(DAC),通过在DAC中引入阻抗增强型共源共栅电流源结构来提升DAC静态性能。整体电路采用了分段式电流舵结构,高6位为温度计码,低4位为二进制码。基于SMIC 28 nm CMOS工艺,对所设计的DAC进行了仿真验证,结果表明,在0.9 V电源电压下,DAC的积分非线性误差和微分非线性误差的最大绝对值分别为0.06 LSB和0.01 LSB;在输入频率为1.0875 MHz,采样速率38.4 MS/s时,DAC的无杂散动态范围为65.3 dB;与传统相同性能的电流舵DAC相比,电流源单元的面积减少了约75%。A 10 bit 250 MS/s current steering digital-to-analog converter(DAC)is designed in this paper.The static performance of the DAC is improved by introducing an impedance enhanced cascode current mirror structure.The whole circuit adopts a segmented current steering structure,the upper 6 bits are the thermometer codes,and the lower 4 bits are the binary codes.Based on the SMIC 28nm CMOS process,the designed DAC has been simulated and verified.The results show that the maximum absolute value of the integral nonlinearity and differential nonlinearity of the DAC is 0.06 LSB and 0.01 LSB at 0.9 V supply voltage.When the input frequency is 1.0875 MHz and the input clock is 38.4 MS/s,the spuriousfree dynamic range of the DAC is 65.3 dB.Compared with the traditional current steering DACs with the same performance,the area of the current source unit has been reduced by about 75%.
关 键 词:分段式 阻抗增强型共源共栅 电流舵DAC 温度计码 二进制码
分 类 号:TN108.7[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.49