检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:李亮 于圣武 LI Liang;YU Shengwu(The 47th Institute of China Electronics Technology Group Corporation,Shenyang 110000,China;Nanjing Micro One Electronics Inc,Nanjing 210002,China)
机构地区:[1]中国电子科技集团公司第四十七研究所,沈阳110000 [2]南京微盟电子有限公司,南京210002
出 处:《微处理机》2022年第2期6-10,共5页Microprocessors
摘 要:1553B总线作为一种复杂的通讯协议,若要单纯采用硬件描述语言Verilog去实现它,会产生巨大的工作量,为克服这一问题,提出一种基于NiosⅡ嵌入式软核处理器的设计方案。设计采用现有的IP外设模块快速搭建硬件系统,详细探讨了控制器和BU61580接口、SOPC硬件系统及PCB板图的设计考量;软件应用程序在IDE开发环境下设计实现,完成具有BC、RT功能的1553B总线系统开发。通过仿真测试板卡对系统进行功能测试,实验表明测试结果准确无误,设计上的合理性得到充分验证。1553 B bus is a complex communication protocol, a huge workload will be produced when only using the hardware description language Verilog to implement it. To overcome the problem, a design scheme of embedded soft-core processor based on Nios Ⅱ is proposed. The design takes an existing IP peripheral module to quickly build the hardware system, and the design considerations of the controller and BU61580 interface, SOPC hardware system and PCB layout is discussed in detail. The software application is designed and implemented in IDE development environment, and the development of 1553B bus system with BC and RT functions is completed. The function of the system is tested by the simulation test board. The experiment shows that the test results are accurate and the rationality of the design is fully verified.
关 键 词:1553B总线 SOPC技术 NiosⅡ架构 FPGA技术 BU61580接口 通信板卡
分 类 号:TP336[自动化与计算机技术—计算机系统结构]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.147