检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:李姝萱 卜刚[1] 韩宇昕 LI Shu-xuan;BU Gang;HAN Yu-xin(School of Electronic Information Engineering,Nanjing University of Aeronautics and Astronautics,Nanjing 211106,China)
机构地区:[1]南京航空航天大学电子信息工程学院,江苏南京211106
出 处:《计算机技术与发展》2022年第8期76-81,共6页Computer Technology and Development
基 金:南京航空航天大学研究生创新基地开放基金(kfjj20200413)。
摘 要:随着芯片的规模和复杂度日益增大,软件环境下的功能验证越来越无法满足高效率的芯片生产流程的需求。因此,验证效率的提高变得十分关键。针对RFID数字基带系统中标签——阅读器链路的FM0和Miller编码模块,利用FPGA硬件平台的高速性能和面向对象编程的优势,搭建了一种基于覆盖率驱动的UVM软硬件协同验证平台。FPGA端将集成有RS-232串口收发模块的可综合待测设计下载到硬件上,PC端采用winsock API编写数据上行和下行通路的C程序。验证平台仍保留在仿真软件QuestaSim中运行,并通过DPI接口调用的方式与硬件平台进行通信。最终,上述方案在Altera开发板实现。实验结果表明,该验证平台的功能覆盖率达到100%,能够有效提高验证效率并且能够为大规模SoC的验证所用,同时还具有硬件资源占用率低以及可维护性和可复用性强的优点。With the increasing size and complexity of chips,functional verification in a software environment is increasingly unable to meet the needs of high-efficiency chip production processes.Therefore,the improvement of verification efficiency becomes critical.Aiming at the FM0 and Miller encoding modules of the tag-reader link in the RFID(Radio Frequency Identification)digital baseband system,a coverage-driven hardware and software co-verification platform based on UVM(Universal Verification Methodology)is implemented by utilizing the high-speed performance of the FPGA hardware and the advantages of OOP(Object Oriented Programming).The design to be verified integrated with RS-232 serial port transceiver module is downloaded to the FPGA hardware,while the PC terminal writes the C programs for the data uplink and downlink channels with winsock API.The verification platform still runs in the simulation software QuestaSim and communicates with the hardware with the DPI interface.Finally,the above-mentioned project implemented with Altera development board.Experimental results show that the functional coverage of the verification platform reached 100%,which can effectively improve the simulation efficiency and can be reusable for the verification of large-scale SoC.It also has the advantages of low hardware resource occupancy,strong maintainability and reusability.
关 键 词:通用验证方法学 软硬件协同验证 串口 现场可编程门阵列 覆盖率驱动
分 类 号:TP33[自动化与计算机技术—计算机系统结构]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.119.167.222