检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:S.V.Ratankumar L.Koteswara Rao M.Kiran Kumar
机构地区:[1]Department of Electronics and Communication Engineering,Koneru Lakshmaiah Education Foundation,Aziz Nagar,Hyderabad,500075,Telangana,India [2]Department of Electronics and Communication Engineering,RGM College of Engineering and Technology,Nandyal,518501,Andhra Pradesh,India [3]Department of Electrical and Electronics Engineering,Koneru Lakshmaiah Education Foundation,Vaddeswaram,Guntur,522502,Andhra Pradesh,India
出 处:《Computers, Materials & Continua》2022年第12期5283-5298,共16页计算机、材料和连续体(英文)
摘 要:The design of a three-input logic circuit using carbon nanotube field effect transistors(CNTFETs)is presented.Ternary logic must be an exact replacement for dual logic since it performs straightforwardly in digital devices,which is why this design is so popular,and it also reduces chip area,both of which are examples of circuit overheads.The proposed module we have investigated is a triple-logic-based one,based on advanced technology CNTFETs and an emphasis on minimizing delay times at various values,as well as comparisons of the design working with various load capacitances.Comparing the proposed design with the existing design,the delay times was reduced from 66.32 to 16.41 ps,i.e.,a 75.26%reduction.However,the power dissipation was not optimized,and increased by 1.44%compared to the existing adder.The number of transistors was also reduced,and the product of power and delay(P∗D)achieved a value of 0.0498053 fJ.An improvement at 1 V was also achieved.A load capacitance(fF)was measured at different values,and the average delay measured for different values of capacitance had a maximum of 83.60 ps and a minimum of 22.54 ps,with a range of 61.06 ps.The power dissipations ranged from a minimum of 3.38μW to a maximum of 6.49μW.Based on these results,the use of this CNTFET half-adder design in multiple Boolean circuits will be a useful addition to circuit design.
关 键 词:Carbon nanotube field effect transistor(CNTFET) multivalued logic(MVL) ternary adder Hewlett simulation program with integrated circuit emphasis(HSPICE) chirality(nm) ADDER
分 类 号:TN32[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.14.133.138