检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:韩超[1] 景智鹏 贾平岗[1] Han Chao;Jing Zhipeng;Jia Pinggang(Science and Technology on Electronic Test&Measurement Laboratory,North University of China,Taiyuan 030051,China)
机构地区:[1]中北大学电子测试技术重点实验室,太原030051
出 处:《单片机与嵌入式系统应用》2022年第9期84-87,91,共5页Microcontrollers & Embedded Systems
基 金:山西省自然科学基金项目(201901D111160)。
摘 要:以S10201-04-01这一款TDI-CCD为设计对象,介绍了TDI-CCD的结构及其工作原理,采用FPGA作为主控制器,通过设计电压转换、驱动时钟电平转换、A/D采集、USB传输等硬件电路完成整套驱动电路的搭建,使用Verilog语言对S10201-04-01的驱动时序进行硬件描述并在Modelsim软件中对驱动时序进行仿真,最后在ISE14.7平台编译并下载到驱动板中,将一帧2048个像元接收的相对光强通过USB传输到上位机中显示(在实际光照强度不同的情况下,上位机中显示像元的相对强度也不同),完成了对S10201-04-01的驱动以及一帧数据的传输与显示。TakingS10201-04-01 TDI-CCD as the design object,the structure and working principle of TDI-CCD are introduced,using FPGA as the main control,through the design of voltage conversion,drive clock level conversion,A/D acquisition,USB transmission and other hardware circuit,complete the hardware system construction of the drive circuit.The hardware description of the driving sequence ofS10201-04-01 is carried out by using Verilog language,and the driving sequence is simulated in Modelsim software.Finally,it is compiled and downloaded to the driver board on ISE14.7 platform,and the relative light intensity received by 2048 pixels of a frame is transmitted to the upper computer through USB for display.Under the circumstance of different illumination intensity,the relative intensity of display pixel in upper computer is different.The drive ofS10201-04-01 and the transmission and display of one frame of data are completed.
关 键 词:TDI-CCD S10201-04-01 驱动电路 控制时序
分 类 号:TN36[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.171