A simplified hardware-friendly contour prediction algorithm in 3D-HEVC and parallelization design  

作　　者：JIANG Lin DUAN Xueyao XIE Xiaoyan 蒋林;DUAN Xueyao;XIE Xiaoyan(College of Safety Science and Engineering,Xi’an University of Science and Technology,Xi’an 710054,P.R.China;Laboratory of Integrated Circuit Design,Xi’an University of Science and Technology,Xi’an 710054,P.R.China;School of Computer,Xi’an University of Posts and Telecommunications,Xi’an 710121,P.R.China)

机构地区：[1]College of Safety Science and Engineering,Xi’an University of Science and Technology,Xi’an 710054,P.R.China [2]Laboratory of Integrated Circuit Design,Xi’an University of Science and Technology,Xi’an 710054,P.R.China [3]School of Computer,Xi’an University of Posts and Telecommunications,Xi’an 710121,P.R.China

出　　处：《High Technology Letters》2022年第4期392-400,共9页高技术通讯（英文版）

基　　金：Supported by the National Natural Science Foundation of China(No.61834005,61772417,61802304,61602377,61874087,61634004);the Shaanxi Province Key R&D Plan(No.2020JM-525,2021GY-029,2021KW-16)。

摘　　要：After the extension of depth modeling mode 4(DMM-4)in 3D high efficiency video coding(3D-HEVC),the computational complexity increases sharply,which causes the real-time performance of video coding to be impacted.To reduce the computational complexity of DMM-4,a simplified hardware-friendly contour prediction algorithm is proposed in this paper.Based on the similarity between texture and depth map,the proposed algorithm directly codes depth blocks to calculate edge regions to reduce the number of reference blocks.Through the verification of the test sequence on HTM16.1,the proposed algorithm coding time is reduced by 9.42%compared with the original algorithm.To avoid the time consuming of serial coding on HTM,a parallelization design of the proposed algorithm based on reconfigurable array processor(DPR-CODEC)is proposed.The parallelization design reduces the storage access time,configuration time and saves the storage cost.Verified with the Xilinx Virtex 6 FPGA,experimental results show that parallelization design is capable of processing HD 1080p at a speed above 30 frames per second.Compared with the related work,the scheme reduces the LUTs by 42.3%,the REG by 85.5%and the hardware resources by 66.7%.The data loading speedup ratio of parallel scheme can reach 3.4539.On average,the different sized templates serial/parallel speedup ratio of encoding time can reach 2.446.

关 键 词：depth modeling mode 4(DMM-4) contour prediction 3D high efficiency video coding(3D-HEVC) PARALLELIZATION reconfigurable array processor 

分 类 号：TN919.81[电子电信—通信与信息系统]