检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:朱怡安[1] 史先琛 姚烨[1] 李联[2] 任鹏远 董威振 李佳钰 Zhu Yi’an;Shi Xianchen;Yao Ye;Li Lian;Ren Pengyuan;Dong Weizhen;Li Jiayu(School of Computer Science,Northwestern Polytechnical University,Xi’an 710072;School of Software,Northwestern Polytechnical University,Xi’an 710072;Queen Mary University of London Engineering School,Northwestern Polytechnical University,Xi’an 710072)
机构地区:[1]西北工业大学计算机学院,西安710072 [2]西北工业大学软件学院,西安710072 [3]西北工业大学伦敦玛丽女王大学工程学院,西安710072
出 处:《计算机研究与发展》2023年第1期30-42,共13页Journal of Computer Research and Development
基 金:国家重点研发计划项目(2020YFB1712201,2021YFC2802503);国防基础科研计划项目(JCKY2020210C009);国家工业互联网创新发展工程(TC190A3X8-16-1,TC200H038);陕西省重点研发计划项目(2021ZDLGY05-05)。
摘 要:由于多核处理器优越的计算性能,多核处理器现已广泛应用在嵌入式实时系统中.相对于单核处理器,多核处理器存在资源共享竞争、并行任务干扰等因素,尤其是缓存(Cache)一致性问题,导致任务最坏情况执行时间(worst-case execution time,WCET)的预测更加困难.基于以上因素,提出基于多级一致性协议的多核处理器WCET分析方法.该方法针对多级一致性协议体系架构,提出多级一致性域的概念,将多核处理器的数据访问分为域内访问和跨域访问2个层次,根据Cache读写策略和MESI(modify exclusive shared invalid)一致性协议,得出一致性域内部和跨一致性域的Cache状态更新函数,从而实现多级一致性协议嵌套情况下的WCET分析.实验结果表明,在改变Cache配置参数的情况下,该方法分析结果与GEM5仿真结果的变化趋势一致,经过相关性分析,GEM5仿真结果与该方法分析结果相关性系数不低于0.98;在分析精度方面,该方法的平均过估计率为1.30,相比现有方法降低了0.78.Due to the high parallel computing performance of multi-core processors,it has become a trend in real-time systems.Compared with single-core processors,the WCET(worst-case execution time)analysis of multi-core processors is confronted with greater challenges because of shared resources competition and parallel tasks interference.Especially,the Cache coherence protocol in multi-core processors makes WCET analysis more complex.We present a multi-tier coherence protocol WCET analysis method for multi-core processors with MESI coherence protocol based on the reasons above.Aiming at the architecture of multi-core processor with multi-tire coherence protocol,a multi-level consistency domain is defined which determines cores using the same coherence protocol.According to the access rules on memory hierarchy,the shared data access of multi-core processors is divided into intra-domain access and cross-domain access,proposing a Cache update function for multi-core processors with multitier coherence protocol.Thus,WCET analysis in the case of multi-tier coherence protocol nesting is realized.The experimental results show that the estimated results are consistent with the simulation results of GEM5 for different Cache configurations,and correlation analysis reveals that the estimated WCET is significantly correlated with simulation results.Furthermore,the average overestimation rate of this method is 1.30,which is decreased 0.78 than the representative related work.
关 键 词:最坏情况执行时间 CACHE一致性协议 跨一致性域 静态分析 时序分析
分 类 号:TP302[自动化与计算机技术—计算机系统结构]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.117