检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:刘尚铭 曹平 李超[1,2] 汪晓虎 Liu Shangming;Cao Ping;Li Chao;Wang Xiaohu(State Key Laboratory of Particle Detection and Electronics,University of Science and Technology of China,Hefei 230026,China;Department of Modern Physics,University of Science and Technology of China,Hefei 230026,China)
机构地区:[1]中国科学技术大学核探测与核电子学国家重点实验室,安徽合肥230026 [2]中国科学技术大学近代物理系,安徽合肥230026
出 处:《电子技术应用》2023年第1期124-129,共6页Application of Electronic Technique
基 金:核探测与核电子学国家重点实验室项目(SKLPDE-ZZ-202105,SKLPDE-ZZ-202206)。
摘 要:核与粒子物理实验中,因实验本底与探测器噪声影响,实验需要通过触发判选机制筛选出有效物理事例,剔除掉本底噪声。针对物理实验高事例率情况下基于击中多重数(Hit multiplicity,NHit)的触发判选需求,设计了一种高性能数字触发判选电路。该电路具有13路高速串行通信接口,支持光纤数据传输与千兆网络通信;板载32 Gb DDR4缓存与高性能FPGA,以支持大容量高速存储与实时数据处理。基于该电路可运行实时的硬件NHit触发算法,从而实现对前端数据的快速触发判选与数据读出,同时该电路便于扩展,可灵活地用在不同的物理实验上。经过测试验证,数字触发判选电路单路光纤接口传输速率可达8.125 Gb/s,上行网络传输速率达949.3 Gb/s,DDR4缓存实际读写速率可达102.6 Gb/s,满足数字触发判选电路设计的数据传输与缓存需求。In nuclear and particle physics experiments,due to the influence of the experimental background and detector noise,the experiment needs to pick out valid physical events by the trigger selection,and eliminate the background noise.Aiming at the trigger selection requirements based on hit multiplicity(NHit) in the cases of high event rates in physical experiments,this paper designs a high-performance digital trigger circuit.This circuit has 13 high-speed serial communication interfaces,which support optical fiber data transmission and Gigabit network communication;onboard 32 Gbit DDR4 cache and high-end FPGA to support large-capacity high-speed storage and real-time data processing.Based on this circuit,the real-time hardware NHit trigger algorithm could be run,which could realize fast trigger selection and data readout for the front-end data.At the same time,the circuit is easy to expand and could be flexibly used in different physical experiments.After testing and verification,the transmission rate of one single optical fiber interface could reach 8.125 Gb/s,the uplink transmission rate of SiTCP could reach 949.3 Mb/s,and the actual read and write rates of the DDR4 cache could reach 102.6 Gb/s,which meet the data transmission and caching requirements of digital trigger circuit design.
分 类 号:TL822.3[核科学技术—核技术及应用]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.235