检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:冯冠儒 罗萍[1,2] 杨健 唐天缘 曹麒 FENG Guanru;LUO Ping;YANG Jian;TANG Tianyuan;CAO Qi(State Key Lab,of Elec.Thin Films andIntegr.Dev.,Univ.of Elec.Sci.and Technol.of China,Chengdu 610054,P.R.China;Chongqing Institute of Microelec.Industry Technol.,Univ.of Elec.Sci.and Technol.of China,Chongqing400060,P.R.China)
机构地区:[1]电子科技大学电子薄膜与集成器件国家重点实验室,成都610054 [2]电子科技大学重庆微电子产业技术研究院,重庆400060
出 处:《微电子学》2022年第5期752-757,共6页Microelectronics
基 金:广东省基础与应用基础研究基金资助项目(2021A1515011309)。
摘 要:设计了一种应用于有源箝位正激变换器拓扑的线缆压降补偿电路。在适当时刻对电路CS引脚进行采样,得到负载电流信息,再根据该信息自适应调整误差放大器的基准电压,有效降低了负载调整率,提高了输出电压精度。该电路基于0.18μm 40 V BCD工艺设计。仿真结果表明,在3~30 A负载电流范围内,未经线缆补偿时,有源箝位正激变换器的整体负载调整率为9.8 mV/A;引入线缆补偿后,整体负载调整率降低为0.096 mV/A,仅为未经线缆补偿前的0.98%。A cable voltage drop compensation circuit for topology of active clamp forward converters is proposed. The proposed circuit sensed load current information by sampling the CS pin at a proper moment, and then adaptively adjusted the reference voltage of the error amplifier according to the information, so the load regulation was effectively reduced and the output voltage accuracy was improved. The circuit was designed in a 0.18 μm 40 V BCD process. The simulation results show that, under 3~30 A load current range without cable voltage drop compensation, the overall load regulation of the active clamp forward converter is 9.78 mV/A, while with the proposed cable voltage drop compensation, the load regulation of the converter is reduced to 0.096 mV/A, which is only 0.98% of that without cable voltage drop compensation.
分 类 号:TN86[电子电信—信息与通信工程] TN433
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.189.3.134