检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:韦雪明[1] 王风美 谢镭僮 梁东梅 尹仁川 许新愉 徐喆 WEI Xueming;WANG Fengmei;XIE Leitong;LIANG Dongmei;YIN Renchuan;XU Xinyu;XU Zhe(Guangri Key Laboratory of Wireless Wideband Com munication and Signal Processing,Guilin University of Electronic Technology,Guilin,Guangxi 541004,P.R.China;China Aerospace Standardization Institute,Beijing 100071,P.R.China)
机构地区:[1]桂林电子科技大学广西无线宽带通信与信号处理重点实验室,广西桂林541004 [2]中国航天标准化研究所,北京100071
出 处:《微电子学》2023年第2期197-203,共7页Microelectronics
基 金:国家自然科学基金项目(62164003);广西无线宽带通信与信号处理重点实验室主任基金(GXKL06200131,GXKL06190110);桂林电子科技大学研究生教育创新计划资助项目(2022YCXS034,2020YCXS040)。
摘 要:采用高匹配电荷泵电路和高精度自动频率校准(AFC)电路,设计了一种低功耗低参考杂散电荷泵锁相环。锁相环包括D触发鉴频鉴相器、5 bit数字可编程调频LC压控振荡器(VCO)、16~400可编程分频器和AFC模块。采用高匹配电荷泵,通过增大电流镜输出阻抗的方法,减少电荷泵充放电失配。同时,AFC电路采用频段预选快速搜索方法,实现了低压控增益LC VCO精确频带锁定,扩展了振荡频率范围,且保持了较低的锁相环输出参考杂散。锁相环基于40 nm CMOS工艺设计,电源电压为1.1 V。仿真结果表明,电压匹配范围为0.19~0.88 V,振荡频率范围为5.9~6.4 GHz,功率小于6.5 mW@6 GHz,最大电流失配小于0.2%@75μA;当输出信号频率为6 GHz时,输出相位噪声为-113.3 dBc/Hz@1 MHz,参考杂散为-62.3 dBc。A low power and low reference spur charge pump PLL with high matching charge pump and precision automatic frequency calibration circuit was designed.It consisted of D-trigger PFD,5 bit digital programmable frequency modulation LC VCO,16-400 programmable frequency divider and automatic frequency calibration(AFC)circuit.An improved charge pump circuit was designed to reduce the current mismatch of the high matching charge pump by increasing the output impedance of the current mirror.By adopting the frequency band preselection fast search method,the AFC circuit locked the frequency accurately with lower voltage gain of LC VCO,extended the range of locked frequency,and kept the output reference spurs lower enough.The PLL was designed in a 4O nm CMOS process with 1.1 V power supply.The simulation results show that the charge pump matched voltage range is 0.19-0.88 V,the oscillation frequency range is 5.9-6.4 GHz,the power is less than 6.5 mW@6 GHz,and the maximum current mismatch is less than 0.2%@75μA.When the signal frequency is 6 GHz,the output phase noise is-113.3 dBc/Hz@1 MHz,and the reference spur is-62.3 dBc.
分 类 号:TN432[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.188.39.197