检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:何健 兰立奇 唐顺晨 He Jian;Lan Liqi;Tang Shunchen(The No.58 Research Institute of China Electronics Technology Group Corporation,Wuxi 214062,China)
机构地区:[1]中国电子科技集团公司第五十八研究所,无锡214062
出 处:《单片机与嵌入式系统应用》2023年第8期24-27,31,共5页Microcontrollers & Embedded Systems
摘 要:包含SRIO接口的高性能处理器已广泛应用于航空航天通信系统,因此SRIO高速接口功能与性能的验证是系统设计的关键,同时设计可靠完备的验证平台对芯片SRIO controller的原型验证至关重要。本文基于对RapidIO协议的理解,搭建了Synopsys的SRIO controller+Xilinx Transceivers Wizard core FPGA原型验证平台完成对SRIO协议以及功能的验证。测试结果表明,所提的FPGA原型验证平台为芯片设计中的SRIO提供了一种高效的原型验证手段。The high-performance processors containing SRIO interfaces have been widely used in aerospace communication systems,so the verification of SRIO high-speed interface functionality and performance is the key to system design,and the design of a reliable and complete verification platform is crucial to the prototype verification of the chip SRIO controller.Based on the understanding of RapidIO protocol,this paper builds Synopsys SRIO controller+Xilinx Transceivers Wizard core FPGA prototype verification platform to complete the verification of SRIO protocol and function.The test results show that the proposed FPGA prototyping platform provides an efficient means of functional verification for SRIO verification design in chip design.
关 键 词:SRIO Synopsys IP FPGA DSP FT6678
分 类 号:TP31[自动化与计算机技术—计算机软件与理论]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.15