检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:李玉玲[1] 陈琳 顾治萍 张照锋[2] LI Yuling;CHEN Lin;GU Zhiping;ZHANG Zhaofeng(School of Electronic Technology and Engineering,Shanghai Techincal Institute of Electronics and Information,Shanghai 201411,China;School of Electronic Information,Nanjing Vocational College of Information Technology,Nanjing Jiangsu 210023,China)
机构地区:[1]上海电子信息职业技术学院电子技术与工程学院,上海201411 [2]南京信息职业技术学院电子信息学院,江苏南京210023
出 处:《电子器件》2023年第4期895-900,共6页Chinese Journal of Electron Devices
摘 要:数字基带移相电路是数字波束赋形电路的重要组成部分。分析了数字波束赋形电路中基带信号的相位控制方法,基于FPGA平台设计了一种数字基带移相电路,该电路通过AHB接口获取相位控制字,根据相位控制字的大小调节FIFO存储器中信号的缓存时间来达到相位调节的目的。AHB接口的高速能力使得移相参数的调节具有实时性,结合FPGA并行运算的优势,可以同时对多通道数字基带信号进行相位调节。在集成设计环境Vivado平台上使用Verilog语言对移相电路进行设计,通过在线逻辑分析仪测试验证了设计的可行性。Digital baseband phase shifting circuit is an important component of digital beam shaping circuit.The phase control methods of baseband signals in digital beamforming circuits is analyzed,and a digital baseband phase shifting circuit is designed based on FPGA plat-form.This circuit obtains the phase control word through the AHB interface,and adjusts the buffer time of the signal in the FIFO memory according to the size of the phase control word to achieve the purpose of phase adjustment.The high-speed capability of the AHB interface makes the adjustment of phase shifting parameters in real time.Combined with the advantages of FPGA parallel computing,it can simulta-neously adjust the phase of multi-channel digital baseband signals.The phase shift circuit is designed using of Verilog language on the in-tegrated design environment of Vivado platform,and the feasibility of the design is verified through online logic analyzer testing.
关 键 词:数字波束赋形 移相电路 FIFO存储器 FPGA
分 类 号:TN79[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.144.165.218