检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:余甜 王志斌 景宁[3] YU Tian;WANG Zhibin;JING Ning(School of Instrument and Electronics,North University of China,Taiyuan 030051,China;Center for Microsystem Intergration,North University of China,Taiyuan 030051,China;School of Information and Communication Engineering,North University of China,Taiyuan 030051,China)
机构地区:[1]中北大学仪器与电子学院,山西太原030051 [2]中北大学微系统集成研究中心,山西太原030051 [3]中北大学信息与通信工程学院,山西太原030051
出 处:《电子设计工程》2023年第20期6-10,共5页Electronic Design Engineering
基 金:国家自然科学基金(62105302)。
摘 要:等效采样技术使用取样器每隔20μs对DC-30 GHz高频信号进行一次同步取样,取样后的信号经前级放大电路、加法器和滤波电路的处理后输出频率为50 kHz的中频信号,由ADC进行同步采集。为准确还原被测高频信号,该文设计了一种基于FPGA的双通道垂直电压增益控制电路对取样信号进行程控放大,由FPGA控制AD603实现对中频信号的0.5、1、2、5、10、20、50倍放大倍数的调节,并根据被测信号的幅值自动切换合适档位,使得上位机重构波形的结果更加精确。Equivalent sampling technology uses the sampler to synchronously sample the DC-30 GHz high⁃frequency signal every 20μs.The sampled signal is processed by the pre⁃amplifier circuit,adder and filter circuit.The output frequency is 50 kHz intermediate frequency signal,which is processed by ADC,synchronized acquisition.In order to accurately restore the measured high⁃frequency signal,a dual⁃channel vertical voltage gain control circuit based on FPGA is designed to program⁃controlled amplify the sampled signal.The AD603 is controlled by FPGA to realize the adjustment of 0.5,1,2,5,10,20,and 50 magnification of the intermediate frequency signal,and automatically switch the appropriate gear according to the amplitude of the measured signal,so that the result of the reconstructed waveform of the host computer is more accurate.
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.135.204.121