基于数据面加速器的工业5G协议处理架构研究  

High-performance protocol processing architecture with HW/SW collaboration for industrial 5G

作　　者：杨喜宁[1,2,3] 周一青 陈洋[1,2,3] YANG Xining;ZHOU Yiqing;CHEN Yang(State Key Lab of Processors,Institute of Computing Technology,Chinese Academy of Sciences,Beijing 100090;University of Chinese Academy of Sciences,Beijing 100049;Beijing Key Laboratory of Mobile Computing and Pervasive Device,Beijing 100190)

机构地区：[1]中国科学院计算技术研究所处理器芯片全国重点实验室,北京100190 [2]中国科学院大学,北京100049 [3]移动计算与新型终端北京市重点实验室,北京100190

出　　处：《高技术通讯》2023年第10期1038-1046,共9页Chinese High Technology Letters

基　　金：国家重点研发计划(2020YFB1807803,2021C01040)资助项目。

摘　　要：伴随5G标准的不断演进和商用网络的规模部署,5G已成为引领我国智能制造高质量发展的新引擎。与此同时,以高带宽、高频次小包通信为特征的工业应用也对5G终端基带芯片协议处理提出了挑战。本文提出一种以数据面加速器(DPA)为核心的高性能软硬件协同5G协议处理架构,该架构将异构芯片计算资源与协议处理功能进行了合理映射,并通过并行化设计大幅提升5G用户面数据处理性能。实验结果表明,相比纯软件的实现方案本文提出的协同架构在不同业务负载条件下,数据包处理时延平均下降28.3%,包处理通量平均提升38%。在0.5 ms的时隙周期配置下,本文架构的数据包处理速率大于2000包/s,可以满足工业5G大规模现场节点集中式数据采集的需求。With the continuous evolution of 5G standards and the large-scale deployment of commercial networks,5G has become a new engine leading the high-quality development of intelligent manufacturing in China.At the same time,industrial applications characterized by high bandwidth and high frequency packet communication also pose challenges to 5G terminal baseband chip protocol processing.In this paper,a high-performance protocol processing architecture with collaboration of software and hardware based on data plane accelerator(DPA)is proposed.The architecture divides the software and hardware functions of 5G protocol processing reasonably,and improves the performance of 5G user plane data processing greatly through parallel design.Experimental results show that compared with the pure software implementation scheme,the cooperative architecture proposed in this paper can reduce the packet processing delay by 28.3%and increase the packet processing flux by 38%on average under different traffic loads.Considering the time slot configuration with 0.5 ms,the packet processing rate of the proposed architecture is greater than 2000 packets/s,which can meet the centralized data collection of a mass of factory nodes for industrial 5G.

关 键 词：工业5G 软硬协同 协议处理 加速器 

分 类 号：TN929.5[电子电信—通信与信息系统]