检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:白创 陈益如 童元满 Bai Chuang;Chen Yiru;Tong Yuanman(College of Physics&Electronic Science,Changsha University of Science&Technology,Changsha 410114,China;Anxin Smart Control Technology Co.,Beijing 100085,China)
机构地区:[1]长沙理工大学物理与电子科学学院,长沙410114 [2]安信智控科技有限公司,北京100085
出 处:《计算机应用研究》2023年第11期3363-3367,共5页Application Research of Computers
基 金:高新技术产业科技创新引领计划(科技攻关类)项目(2020GK2012)。
摘 要:随着处理器的快速发展,RISC-V的软件生态环境建设成为其在处理器市场中站稳脚跟的关键因素之一。二进制翻译是解决处理器二进制代码兼容性问题、为处理器生态环境建设获取时间成本的关键技术之一,但由于二进制翻译器难以以较低的功耗面积开销获得高效执行的二进制代码,使其无法广泛应用于嵌入式领域。针对二进制翻译器执行效率和功耗面积开销难以取得平衡的问题,采用硬件逻辑加速的方式处理ARMv7-M中条件执行指令、更新标志位指令以及桶形移位指令,并利用静态二进制翻译器对ARMv7-M程序进行IT Block分裂、地址重计算及指令映射后生成RISC-V二进制代码,以此支持ARMv7-M的各类指令。基于开源内核CV32E40P设计了一个支持ARMv7-M的处理器内核,结果表明,运行ARMv7-M程序的平均性能能够达到直接运行RISC-V程序性能的137%,与纯软件二进制翻译支持ARMv7-M相比,该处理器核运行ARMv7-M程序的性能提升了5.59倍。With the development of processors,the construction of a software ecosystem for RISC-V becomes a key factor in securing its position in the processor market.Binary translation technology is one of the crucial technologies for addressing compatibility issues with processor binary code and obtaining time cost for constructing a processor ecosystem.However,binary translators are unable to achieve efficient execution of binary code with low power and area overhead,making them unsuitable for widespread application in the embedded domain.To address the challenge of balancing the execution efficiency and power and area overheads of binary translators,this paper employed hardware logic acceleration to process ARMv7-M conditional execution instructions,updated flag instructions and barrel shift instructions.Then it used static binary translators to split ARMv7-M programs into IT Blocks,recalculate addresses,and map instructions to generate RISC-V binary code,supporting all types of ARMv7-M instructions.Based on the open-source CV32E40P kernel,it designed a processor core supporting ARMv7-M,and results show that the average performance of the processor core running ARMv7-M programs can reach 137%of directly running RISC-V programs.Compared with pure software binary translation to support ARMv7-M,the performance of the processor core running ARMv7-M programs improves by 5.59 times.
关 键 词:RISC-V 二进制翻译 体系结构 多指令集处理器
分 类 号:TP302[自动化与计算机技术—计算机系统结构]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.7