检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:张亚楠 杨兴武 徐常天 ZHANG Ya-nan;YANG Xing-wu;XU Chang-tian(Shanghai University of Electric Power,Shanghai 200090,China)
机构地区:[1]上海电力大学,电气工程学院,上海200090
出 处:《电力电子技术》2023年第11期81-84,共4页Power Electronics
基 金:上海市科技项目(23010501200)。
摘 要:锁相环(PLL)作为传统并网同步单元,在弱电网下会对并网稳定性产生不利的影响。这里搭建了并网逆变器小信号阻抗模型,分析了PLL对并网电力系统稳定性的影响机制,并给出了在常规PLL控制方法下的系统稳定性分析。在此基础上,提出了一种基于PLL改进控制和参数的设计方法,对PLL的附加阻抗进行重塑。该方法提高了系统的相位裕度,同时还满足了并网逆变器对快速性的要求。最后通过仿真和实验表明,该方法可以保证并网系统在大电网阻抗下实现高质量的并网电流输出。The phase-locked loop(PLL),as a conventional synchronization unit of grid-connected,can adversely affect the stability of grid-connected under a weak grid.A small-signal impedance model for grid-connected inverter is built,the influence mechanism of PLL on the stability of grid-connected power systems is analyzed,and an analysis of sys-tem stability under conventional PLL control methods is given.Based on this,a PLL based improved control and pa-rameter design method is proposed to reshape the additional impedance of the PLL.The method improves the phase margin of the system and also satisfies the requirement of grid-connected inverters for fast performance.Finally,simu-lations and experiments show that the method can guarantee the grid-connected system to achieve high-quality grid-connected current output under large grid impedance.
分 类 号:TN819.1[电子电信—信息与通信工程]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.198