检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:芮天喆 曾庆立[1] 赫忠天 RUI Tianzhe;ZENG Qingli;HE Zhongtian(School of Communication and Electronic Engineering,Jishou University,Jishou 416000,China)
机构地区:[1]吉首大学通信与电子工程学院,湖南吉首416000
出 处:《现代信息科技》2023年第21期54-57,62,共5页Modern Information Technology
摘 要:针对电力电子领域对正弦脉冲宽度调制波形的需求,基于西安智多晶微电子生产的SA5Z系列国产FPGA平台,提出一种由Cortex-M3内核通过AHB总线控制的单极性倍频SPWM调制IP核,其内部具有三角波发生器与正弦波发生器,通过数字化自然采样法比较基波与载波生成的SPWM波形,并在波形中插入死区后生成互补波形输出。通过ModelSim软件仿真了IP核内部运行状况,采用示波器观测了实际输出信号。分析、测试表明该IP核效果良好,可以通过配置相关寄存器灵活地输出带有死区、互补输出的单极性倍频SPWM波形,体现出FPGA在电源控制领域的优势。To meet the demand for sinusoidal pulse width modulation waveform in the field of power electronics,based on the SA5Z series domestic FPGA platform produced by XIAN Intelligence Silicon Technology,a unipolar double-frequency SPWM modulation IP core controlled by Cortex-M3 core through AHB bus is proposed.The proposed IP core has triangle wave generator and a sine wave generator.Compare the SPWM waveforms generated by the fundamental wave and carrier wave using digital natural sampling method,and insert a dead band into the waveform to generate complementary waveform output.The internal operation of the IP core is simulated by ModelSim software,and the actual output signal is observed by oscilloscopes.Analysis and testing have shown that the IP core performs well and can flexibly output unipolar double-frequency SPWM waveforms with dead band and complementary outputs by configuring relevant registers,reflecting the advantages of FPGA in the field of power control.
分 类 号:TN791[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.179