检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:崔晨 吴迪[1] 陶业荣[1] 赵艳丽[1] Cui Chen;Wu Di;Tao Yerong;Zhao Yanli(Unit 63891 of PLA,Luoyang 471003,China)
机构地区:[1]中国人民解放军63891部队,河南洛阳471003
出 处:《航空兵器》2024年第1期23-31,共9页Aero Weaponry
摘 要:多GPU系统通过横向扩展实现性能提升,以满足人工智能日趋复杂的算法和持续激增的数据所带来的不断增长的计算需求。对于多GPU系统而言,处理器间的互联带宽以及系统的拓扑是决定系统性能的关键因素。在传统的基于PCIe的多GPU系统中,PCIe带宽是限制系统性能的瓶颈。当前,面向GPU的高速互联技术成为解决多GPU系统带宽限制问题的有效方法。本文首先介绍了传统多GPU系统所采用的PCIe互联技术及其典型拓扑,然后以Nvidia NVLink、AMD Infinity Fabric Link、Intel X^(e) Link、壁仞科技BLink为例,对国内外代表性GPU厂商的面向GPU的高速互联技术及其拓扑进行了梳理分析,最后讨论了关于互联技术的研究启示。Multi GPU systems achieve performance improvement through scaling out to meet the ever-increasing computation demand brought about by increasingly complex algorithms and the continuously increasing data in artificial intelligence.The interconnection bandwidth between processors,as well as topologies of systems are the key factors that determine the performance of multi-GPU systems.In traditional PCIe-based multi-GPU systems,the PCIe bandwidth is the bottleneck that limits system performance.GPU-oriented high speed interconnection technologies become an effective method to solve the bandwidth limitation problem of multi-GPU systems at present.This article first introduces the PCIe interconnection technology and the typical topologies used in traditional multi-GPU systems.Then taking Nvidia NVLink,AMD Infinity Fabric Link,Intel X^(e) Link,and Biren Technology BLink as examples,GPU-oriented high speed interconnection technologies and topologies of representative GPU vendors at home and abroad are reviewed and analyzed.Finally,the research implication of interconnection technologies is discussed.
关 键 词:多GPU系统 高速互联技术 拓扑 互联带宽 数据中心
分 类 号:TJ760[兵器科学与技术—武器系统与运用工程] TP393[自动化与计算机技术—计算机应用技术]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.170