基于PCIE的多嵌入式人工智能处理器低延迟数据交换技术  

Multiple Embedded AI Processors Low Latency Data Exchange Technology Based on PCIE Interface

作　　者：魏璇 温凯林 李斌[2] 刘淑涛[2] 褚洁 蔡觉平[1] WEI Xuan;WEN Kailin;LI Bin;LIU Shutao;CHU Jie;CAI Jueping(School of Microelectronics,Xidian University,Xi′an 710071,China;The 54th Research Institute of China Electronics Technology Group Corporation,Shijiazhuang 050081,China;Suzhou Honghu Qiji Electronic Technology Co.,Ltd.,Suzhou 215000,China)

机构地区：[1]西安电子科技大学微电子学院,陕西西安710071 [2]中国电子科技集团公司第五十四研究所,河北石家庄050000 [3]苏州鸿鹄骐骥电子科技有限公司,江苏苏州215000

出　　处：《电子科技》2024年第5期32-37,46,共7页Electronic Science and Technology

基　　金：国家自然科学基金(62274123);陕西省重点研发计划重点产业创新链项目(2021ZDLGY02-01)。

摘　　要：针对多嵌入式人工智能(Artificial Intelligence,AI)处理器板卡之间的任务调度和数据交换冲突以及提高多板卡堆叠扩展时的可靠性和运行效率问题,文中提出了一种虫洞交换结构多嵌入式人工智能处理器高速数据交换技术和数据帧结构的解决方法。该方法基于PCIE(PCI Express)高速数据接口,将数据以数据单元的形式进行信息传递,并设计多重权重决策算法避免数据传输中的冲突,实现任务的并发多线程处理。搭建FPGA(Field Programmable Gate Array)平台进行设计和测试,结果表明PCIE的传输带宽利用效率达到了85%以上,数据交换延迟小于20μs,系统中断任务响应平均最大延迟时间为8.775μs。该技术适用于多处理器协同的高速交换电路,可扩展至混合PCIE和RapidIO交换电路结构。In view of the conflict of task scheduling and data exchange between multiple embedded AI(Artificial Intelligence)processors and improving the reliability and efficiency of stack expansion of multiple AI processors,a high speed data exchange technology and data frame structure of multiple embedded AI processors with wormhole switching structure are proposed in this study.Based on the PCIE(PCI Express)high-speed data interface,the data is transmitted in the form of data unit,and the multi-weight decision algorithm is designed to avoid the conflict in data transmission and realize the concurrent multi-threading of the task.The FPGA(Field Programmable Gate Array)platform is designed and tested.The results show that the transmission bandwidth utilization efficiency of PCIE reaches more than 85%,the data exchange delay is less than 20μs,and the average maximum delay time of interrupt task response is 8.775μs.The technology is suitable for high-speed switching circuits with multi-processor collaboration and can be extended to hybrid PCIE and RapidIO switching circuit architectures.

关 键 词：嵌入式人工智能处理器 数据交换 外围组件互连快速 PCI Express 交换开关 虫洞技术 数据仲裁 多重权重决策 

分 类 号：TN919[电子电信—通信与信息系统]