基于SoC的非对称数字系统算法设计与实现  

Design and implementation of asymmetric numericalsystem algorithm based on SoC

在线阅读下载全文

作  者:姜智 肖昊 JIANG Zhi;XIAO Hao(School of Microelectronics,Hefei University of Technology,Hefei 230601,China)

机构地区:[1]合肥工业大学微电子学院,安徽合肥230601

出  处:《合肥工业大学学报(自然科学版)》2024年第5期655-659,677,共6页Journal of Hefei University of Technology:Natural Science

基  金:国家自然科学基金资助项目(61974039)。

摘  要:文章提出一种在片上系统(System on Chip,SoC)实现高吞吐率的有限状态熵编码(finite state entropy,FSE)算法。通过压缩率、速度、资源消耗、功耗4个方面对所提出的编码器和解码器与典型的硬件哈夫曼编码(Huffman coding,HC)进行性能比较,结果表明,所提出的硬件FSE编码器和解码器具有显著优势。硬件FSE(hFSE)架构实现在SoC的处理系统和可编程逻辑块(programmable logic,PL)上,通过高级可扩展接口(Advanced eXtensible Interface 4,AXI4)总线连接SoC的处理系统和可编程逻辑块。算法测试显示,FSE算法在非均匀数据分布和大数据量情况下,具有更好的压缩率。该文设计的编码器和解码器已在可编程逻辑块上实现,其中包括1个可配置的缓冲模块,将比特流作为单字节或双字节配置输出到8 bit位宽4096深度或16 bit位宽2048深度的块随机访问存储器(block random access memory,BRAM)中。所提出的FSE硬件架构为实时压缩应用提供了高吞吐率、低功耗和低资源消耗的硬件实现。An algorithm for achieving high-throughput finite state entropy(FSE)in System on Chip(SoC)is proposed.The performance of the proposed FSE encoder and decoder is compared to that of typical hardware Huffman coding(HC)in terms of compression ratio,speed,resource consumption,and power consumption.The results show that the proposed hardware FSE(hFSE)encoder and decoder have significant advantages over HC.The hFSE architecture is implemented on the processing system and programmable logic(PL)of an SoC,connected via the Advanced eXtensible Interface 4(AXI4)bus.Algorithm tests demonstrate that FSE algorithm has better compression ratios for non-uniform data distributions and large data volumes.The encoder and decoder,which includes a configurable buffer module that outputs bit streams as single or double bytes to 4096×8-bit or 2048×16-bit block random access memory(BRAM),have been implemented on PL.The proposed FSE hardware architecture provides a low-power-consumption,low-resource-consumption and high-throughput hardware implementation for real-time compression applications.

关 键 词:有限状态熵编码(FSE) 哈夫曼编码(HC) 片上系统(SoC) 高吞吐率 块随机访问存储器(BRAM) 

分 类 号:TN762[电子电信—电路与系统] TN764

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象