检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:廖一龙 张浩 LIAO Yilong;ZHANG Hao(Magnichip Co.,Ltd.,Nanjing 211899,China;Nanjing Research Institute of Electronics Technology,Nanjing 210039,China)
机构地区:[1]南京美辰微电子有限公司,南京211899 [2]南京电子技术研究所,南京210039
出 处:《微波学报》2024年第4期86-90,共5页Journal of Microwaves
摘 要:文中基于扰动Delta-sigma调制器分析并设计了一款动态分频比控制的宽带小数分频器链路。其中,整数分频器链路由高速2分频器和7级2/3分频器链路级联构成,小数控制部分由外加扰动的Delta-sigma调制器构成。通过理论分析和仿真表明,合理选择扰动信号的添加位置,可以有效延长Delta-sigma调制器的输出序列长度,从而平滑Delta-sigma调制器的输出频谱。该分频器电路采用TPS 65 nm射频绝缘体上硅(RFSOI)互补金属氧化物半导体(CMOS)工艺制造,包括焊盘在内的芯片面积为0.57 mm 2。测试结果表明,该小数分频器链路在1.2 V的供电电压下,最大工作电流为22.2 mA,可以在9 GHz~20 GHz的输入频率下动态加载控制字并实现小数分频功能。Based on the dithered Delta-sigma modulator,in this paper a wide-band fractional frequency divider with dynamic division ratio is analyzed and designed.The integer frequency divider is composed of high-speed divide-by-2 frequency divider and 7-stage 2/3 frequency divider chain cascade,and the fraction control circuit is composed of the Delta-sigma modulator with an additive dither signal.Theoretical analysis and simulation show that,selecting the adding position of the dither signal appropriately can extend the output sequence length effectively,so as to smooth the output spectrum of the Delta-sigma modulator.The divider is manufactured by TPS 65 nm radio-frequency silicon-on-insulator(RFSOI)complementary metal oxide semiconductor(CMOS)process,and the chip area including the pad is 0.57 mm 2.The measured results show that the maximum operating current of the fractional frequency divider chain is 22.2 mA with the supply voltage of 1.2 V.The chip can dynamically load the control word and realize the function of frequency division with the input frequency at the range from 9 GHz to 20 GHz.
关 键 词:宽带 2/3分频器 扰动 DELTA-SIGMA调制器
分 类 号:TN772[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.49