检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:白昊宇 余红英 牛焱坤 BAI Haoyu;YU Hongying;NIU Yankun(School of Electrical and Control Engineering,North University of China,Taiyuan 030051,China)
机构地区:[1]中北大学电气与控制工程学院,山西太原030051
出 处:《现代电子技术》2024年第18期101-106,共6页Modern Electronics Technique
摘 要:由于目前采用的串口和USB 2.0检测坏块、实现数据读取的方法存在数据读取慢以及数据稳定性低的问题,而在高速大容量存储装置设计中,存储器通常采用NAND FLASH,故提出一种基于USB 3.0总线的NAND FLASH数据存储设计。采用FPGA作为逻辑主控单元,选用USB 3.0芯片CYUSB3014作为FPGA与上位机的通信桥梁,并在FPGA软件上设计ECC数据校验纠错以及NAND FLASH的坏块管理。用户可通过上位机实现数据读取、擦除以及分析。实验结果表明,所设计系统可通过USB 3.0接口将NAND FLASH中存储的数据传输到上位机,传输速度实际可达39 MB/s。In allusion to the problems of slow data reading and low data stability in the current serial port and USB 2.0 methods for detecting bad blocks and implementing data reading,NAND FLASH is commonly used in the design of high-speed and high-capacity storage devices.A NAND FLASH data storage design based on the USB 3.0 bus is designed.FPGA is used as the logic control unit,the USB 3.0 chip CYUSB3014 is used as the communication bridge between FPGA and upper computer,and ECC data verification and error correction as well as bad block management for NAND FLASH are designed on FPGA software.Users can read,erase,and analyze data by means of the upper computer.The experimental results show that the designed system can transfer the data stored in NAND FLASH to the upper computer by means of the USB 3.0 interface,and the actual transmission speed can reach 39 MB/s.
关 键 词:数据存储 NAND FLASH FPGA USB 3.0 坏块管理 数据校验 高速数据处理 上位机
分 类 号:TN791-34[电子电信—电路与系统] TP391[自动化与计算机技术—计算机应用技术]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.49