基于FPGA的多接口视频编解码系统  

Multi-interface video codec system based on FPGA

在线阅读下载全文

作  者:郑慧捷 吕庆丰 朱志行 邑翔 闵超波 Zheng Huijie;Lyu Qingfeng;Zhu Zhixing;Yi Xiang;Min Chaobo(College of Information Science and Engineering,Hohai University,Changzhou 213200,China)

机构地区:[1]河海大学信息科学与工程学院,常州213200

出  处:《电子测量技术》2024年第18期89-99,共11页Electronic Measurement Technology

基  金:国家自然科学基金(61901157)项目资助。

摘  要:为进一步提高机器视觉系统的兼容性以及丰富编解码系统处理的视频格式种类,设计了基于FPGA的多接口视频编解码系统。利用异步DDR读写的原理构建编解码选择模块,完成不同视频格式的转换操作,最终系统支持PAL、HDMI、Cameralink视频的解码以及HDMI、Cameralink、LVDS视频的编码功能,同时通过对比不同视频接口的传输特性,实现了上述几种视频接口标准之间的无缝转换。该系统不仅可以作为独立的视频编解码系统,还可以通过LVDS接口连接ARM处理器,从而扩展其应用场景。实验结果表明,系统能够准确解码分辨率为720×576的PAL视频、分辨率为640×512的Cameralink视频以及分辨率为1080p的HDMI视频,并且能够通过HDMI、Cameralink、LVDS视频接口分别输出,此外,系统的各类资源消耗均未超过50%,确保了系统的高效运行。In order to further improve the compatibility of machine vision systems and enrich the types of video formats processed by encoding and decoding systems,a multi interface video encoding and decoding system based on FPGA was designed.By using the asynchronous DDR read-write principle to build the codec selection module and complete the conversion operation of different video formats,the final system supports the decoding of PAL,HDMI and Cameralink videos as well as the encoding functions of HDMI,Cameralink and LVDS videos.Meanwhile,by comparing the transmission characteristics of different video interfaces,the seamless conversion between the above video interface standards is realized.The system can not only be used as an independent video codec system,but also can be connected to ARM processor through LVDS interface,thus expanding its application scenarios.Experimental results show that the system can accurately decode PAL video with a resolution of 720×576,Cameralink video with a resolution of 640×512 and HDMI video with a resolution of 1080p,and then output it through HDMI,Cameralink and LVDS video interfaces respectively.In addition,the consumption of all kinds of resources in the system does not exceed 50%,which ensures the efficient operation of the system.

关 键 词:多接口 视频编解码 FPGA 格式转换 

分 类 号:TN91[电子电信—通信与信息系统]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象