检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:王君 孟腾飞 于海洋 王永安 倪烨 袁燕 张倩 WANG Jun;MENG Tengfei;YU Haiyang;WANG Yong'an;NI Ye;YUAN Yan;ZHANG Qian(Beijing Aerospace Micro-Electronics Technology Co.,Ltd,Beijing 100854,China)
出 处:《应用声学》2024年第6期1297-1301,共5页Journal of Applied Acoustics
摘 要:为避免芯片尺寸封装工艺中金属凸点过多,实现声表面波芯片的片上测试,提高良品率,该文研究利用架桥套刻的工艺制备声表面波芯片。在叉指图层上制备绝缘桥墩,在绝缘桥墩上制备连通内部电极和外部电极的导电桥,通过绝缘桥墩将导电桥与汇流条隔开,实现内部电极的引出。通过实验验证方案的可行性,利用传统光刻技术在衬底上制备叉指图层,利用套刻对准技术制备覆盖在汇流条上的聚酰胺酸绝缘桥墩,并在绝缘桥墩上制备连接内部电极和外部电极的导电桥,得到SAW芯片。通过探针点测直接片上测试芯片性能,测试结果达到预期要求。In this paper,an approach of alignment and bridging to address excessive metal bumps in the chip size package(CSP)process is proposed,aiming to produce surface acoustic wave(SAW)chips with improved on-chip testing capabilities and yield.The proposed method involves the use of an interdigitated layer with an insulating bump that includes a conductive sheet connecting the internal and external electrodes.By separating the conductive sheet and the bus bar through the insulating bump,the internal electrode can be extracted successfully.To verify the feasibility of the approach,experiments are conducted as well.The interdigitated layer is prepared on the substrate using conventional photolithography technology.A polyamic acid insulating bump,covering the bus bar,is generated through engraving alignment techniques.Subsequently,a conductive sheet is assembled on the insulating bump,connecting the internal and external electrodes,resulting in the fabrication of SAW chips.Direct probe point measurements are carried out to evaluate the performance of the SAW chip,and the obtained results successfully meet the expected requirements.
分 类 号:TN713[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.7