检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:徐鹏[1] 施娟 韦雪明[1] 李海鸥[2] 李建华 XU Peng;SHI Juan;WEI Xueming;LI Haiou;LI Jianhua(Guangxi Key Laboratory of Wireless Broadband Communication and Signal Processing,Guilin University of Electronic Science and Technology,Guilin 541004,China;Key Laboratory of Microelectronic Devices and Integrated Circuits of Guangxi Colleges,Guilin University of Electronic Technology,Guilin 541004,China;Jiangxi Hongdu Aviation Industry Group Co.,Ltd.,Nanchang 330001,China)
机构地区:[1]桂林电子科技大学广西无线宽带通信与信号处理重点实验室,广西桂林541004 [2]桂林电子科技大学广西高校微电子器件与集成电路重点实验室,广西桂林541004 [3]江西洪都航空工业集团有限责任公司,南昌330001
出 处:《桂林电子科技大学学报》2024年第4期365-371,共7页Journal of Guilin University of Electronic Technology
基 金:国家自然科学基金(62164003);广西无线宽带通信与信号处理重点实验室主任基金(GXKL06200131);广西创新研究团队项目(2018GXNSFGA281004);桂林电子科技大学研究生教育创新计划(2022YCX034)。
摘 要:为了解决高速传输过程中四脉冲幅度调制串行信号的信道损耗问题,提出了一种半速率判决反馈结构均衡器。均衡器包括连续时间线性均衡单元、限幅单元、缓冲单元、半速率判决反馈均衡单元、解码单元和带隙基准。半速率判决反馈均衡单元采用奇偶双通道均衡技术对信号进行高频滤波补偿,利用半速率采样时钟提升了信号均衡效果,减少了均衡器功耗。均衡器基于40 nm CMOS工艺设计,电源电压为1.2 V,仿真结果表明,在数据速率为40 Gbit/s,插入信道损耗12.6 dB环境下,均衡器解码输出两路非归零码信号峰峰值抖动为4.2 ps,在0.1 UI之内,功率效率为1.98×10^(-12)J/bit,具有较高的能效。In order to solve the channel loss problem of four-pulse amplitude modulation serial signal in high-speed transmission,a half-rate decision feedback equalizer is proposed.The equalizer includes a continuous-time linear equalization unit,a limiting unit,a buffer,a half-rate decision feedback equalization unit,a decoder and a bandgap reference.The half-rate decision feedback equaliza-tion unit uses the odd-even dual-channel equalization technology to filter and compensate the signal at high frequency.The half-rate sampling clock effectively improves the signal equalization effect and reduces the power consumption of the equalizer.The equaliz-er is designed based on the 40 nm CMOS process,and the power supply voltage is 1.2 V.The simulation results show that under the environment of 40 Gbit/s data rate and 12.6 dB insertion channel loss,the additional peak-to-peak jitter of the two non-return signals-12 decoded by the equalizer is 4.2 ps,and within 0.1 UI,the power efficiency is 1.98×10 J/bit,which has high energy efficiency.
关 键 词:四脉冲幅度调制 串行信号 判决反馈均衡 高频补偿 峰峰抖动
分 类 号:TN432[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.225.72.113