一种基于FPGA的实时超分辨率重建算法电路设计  

A real-time super-resolution reconstruction algorithm circuit design based on FPGA

在线阅读下载全文

作  者:吕子寒 江先阳[1,2] LYU Zihan;JIANG Xianyang(School of Physics and Technology,Wuhan University,Wuhan 430072,China;National Demonstration Center for Experimental Physics Education,Wuhan University,Wuhan 430072,China)

机构地区:[1]武汉大学物理科学与技术学院,湖北武汉430072 [2]武汉大学物理国家级实验教学示范中心,湖北武汉430072

出  处:《微电子学与计算机》2024年第12期92-99,共8页Microelectronics & Computer

基  金:国家自然科学基金(61072135,81971702);中央高校基本科研业务费专项(2042017gf0075,2042019gf0072);湖北省自然科学基金(2017CFB721)。

摘  要:超分辨率重建是一种可以提高图像分辨率的技术,在监控安防和游戏渲染等领域应用广泛。该技术对硬件有很高的要求,需要使用大量的计算资源。为了解决算力的需求,基于改进双三次插值算法和改进拉普拉斯算法设计了一种超分辨率重建电路,能够将分辨率为960×540的低分辨率图片超分辨率放大到3840×2160。基于自建数据集和X4K1000FPS数据集,从主观和客观两个角度对改进的算法进行了评估,并在XC7Z020-2CLG400l的FPGA开发板上对所设计的电路完成了板级验证。实验结果表明,提出的电路在工作时钟频率为167 MHz时处理一幅图片耗时约32.7 ms,处理速度能够达到约30帧/s,可以满足实时处理的要求,计算速度是一种高效软件计算速度的4倍。Super-resolution reconstruction is a technology that can increase image resolution and has been widely applied in fields such as surveillance security and game rendering.At present,specific circuit implementation of this technology has high hardware requirements and utilizes a large amount of computing resources.In order to solve the demand of computing power,a super-resolution reconstruction circuit is proposed based on the improved bicubic interpolation algorithm and the improved Laplace algorithm,which can enlarge low-resolution images with a resolution of 960×540 to 3840×2160.By both a self-built dataset and the X4K1000FPS dataset,the proposed algorithm is evaluated from both subjective and objective perspectives.Furtherly,the board-level verification is carried out on an FPGA development board with XC7Z020-2CLG400l chip.Experimental results show that the proposed circuit takes about 32.7 ms to process an image at a working frequency of 167 MHz,and the processing speed can reach about 30 frames/s,which meets real-time processing,the calculation speed is 4 times that of one PC software with high efficiency.

关 键 词:超分辨率重建 双三次插值 拉普拉斯锐化 现场可编程门阵列 

分 类 号:TN911.73[电子电信—通信与信息系统]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象