检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:蔡振兴 潘红娜 CAI Zhenxing;PAN Hongna(College of Intelligent Manufacturing Industry,Jiangxi University of Engineering,Xinyu 338000,China)
机构地区:[1]江西工程学院智能制造产业学院,新余338000
出 处:《电源学报》2025年第1期93-100,共8页Journal of Power Supply
基 金:江西省教育厅省级教改资助项目(XGJ-2016-28-6);江西省高等学校教学研究资助项目(JXJG-09-63-3)。
摘 要:针对弱电网普遍存在的直流偏置、频率变化等问题,提出1种适合单相并网逆变器的改进反Park变换锁相环IPT-PLL(inverse Park transform phase-locked loop)技术。首先,在鉴相环节选用Park变换后的α分量为基准电压,解决电网电压直流偏置问题,采用1/4基波周期延时的方法构造其正交分量;其次,引入拉格朗日插值多项式逼近分数阶延时,以降低频率变化造成的延时计算误差,并理论分析PI调节器的设计方法;最后,通过实验验证了所提改进IPT-PLL频率适应性强,能明显抑制电网直流偏置干扰,且具有较好的动、静态性能。Aimed at the problems of DC bias and frequency variation in a weak grid,a modified inverse Park transform phase-locked loop(IPT-PLL)technology suitable for single-phase grid-connected inverters is proposed.First,theαcomponent after Park transform is used as a reference voltage in the phase detector to solve the problem of DC bias in grid voltage,and an orthogonal component is constructed by the method of 1/4 fundamental periodic delay.Second,the fractional-order delay is approximated by Lagrange interpolation polynomial to reduce the calculation error of delay caused by frequency variation,and the design method for PI regulator is theoretically analyzed.Finally,experimental results show that the modified IPT-PLL proposed has a strong frequency adaptivity,and it can significantly suppress the interference of DC bias in grid voltage.In addition,its dynamic and static performances are satisfying.
分 类 号:TM93[电气工程—电力电子与电力传动]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.3