一种可编程异构芯片设计方法应用于视频桥接  

A Programmable Heterogeneous Chip Designed for Video Bridging

作　　者：王潘丰 蔡懿慈[1] WANG Pan-feng;CAI Yi-ci(Department of Computer Science and Technology,Tsinghua University,Beijing 100084,China;Hercules Microelectronics,Co.,Ltd.,Beijing 100190,China)

机构地区：[1]清华大学计算机科学与技术系,北京100084 [2]京微齐力(北京)科技股份有限公司,北京100190

出　　处：《电子学报》2025年第1期72-83,共12页Acta Electronica Sinica

基　　金：国家自然科学基金(No.62220106011)。

摘　　要：随着智能时代的到来,越来越多的设备拥有摄像头和显示屏,而它们具有各种各样不同接口和视频格式,视频桥接面临新的挑战.以往的解决方案是根据接口和视频格式的需求采用不同的电路,如现场可编程门阵列(Field Programmable Gate Array,FPGA)、图形处理器(Graphics Processing Unit,GPU)和专用集成电路(Application Specific Integrated Circuit,ASIC)等.但这种单一的电路模式难以同时满足低成本、超低功耗和小型化的要求,尤其是在移动显示领域.本文提出了一种新的异构体系架构,它将FPGA、微控制单元(MicroController Unit,MCU)、ASIC和存储器无缝集成到一个芯片中.该芯片不仅实现了小型化,而且具有低成本和低功耗的优势;更重要的是该款芯片可以支持不同接口和视频格式的桥接需求.针对不同算法的应用,本文给出了使用该芯片的评估方法和解决方案,为架构设计提供了依据.该芯片已成功在22 nm工艺流片,整体尺寸约为4 mm×4 mm,总功耗约为200 mW.它可以支持3840×2160分辨率和144 Hz刷新率的视频输入格式,1080×2340分辨率和90 Hz刷新率的视频输出格式.在实现同样视频桥接功能的应用时,本文所提芯片的面积和功耗均小于AMD芯片XC7K325T和Zynq Z7035的1/10.换而言之,针对此类场景的应用,本文方案在成本和功耗方面相比于传统商业FPGA有显著优化.With the development of intelligent era,more and more devices have cameras and display screens,which are in various video formats with different interfaces.To fill the gaps,video bridging is widely required.The previous solutions adopted field programmable gate array(FPGA),graphics processing unit(GPU),and application specific integrated circuits(ASIC).However,it is difficult to meet the requirements of low cost and ultra-low power consumption and miniaturization,especially in the field of mobile display.This paper proposes a novel heterogeneous architecture which seamlessly integrates FPGA,microcontrol unit(MCU),ASIC,and memory into a single silicon chip.This chip not only achieves miniaturization,but also has the advantages of low cost and low power consumption;More importantly,this chip can support bridging requirements for different interfaces and video formats.At the same time,this paper provides evaluation methods and solutions for different algorithm applications,and provides a basis for architecture design.The chip has been successfully taped out in an industrial 22 nm process.It can support video input formats with a resolution of 3840×2160 and a refresh rate of 144 Hz,as well as video output formats with a resolution of 1080×2340 and a refresh rate of 90 Hz.The experimental results show that,in supporting the similar function,the overall chip size is about 4 mm×4 mm and the total power consumption is about only 200 mW,both of which are less than one tenth of AMD XC7K325T and Zynq Z7035.In other words,for applications in video bridging scenarios,our solution has significant optimization compared to traditional commercial FPGAs in terms of cost and power consumption.

关 键 词：异构架构 可编程 现场可编程门阵列(FPGA) 专用集成电路(ASIC) 视频桥接 低功耗 

分 类 号：TN402[电子电信—微电子学与固体电子学]