检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:刘攀 郭亮[1] 李正喆 LIU Pan;GUO Liang;LI Zhengzhe(College of Control Science and Engineering,China University of Petroleum(East China),Qingdao 266580,China)
机构地区:[1]中国石油大学(华东)控制科学与工程学院,山东青岛266580
出 处:《电子设计工程》2025年第8期38-42,47,共6页Electronic Design Engineering
基 金:山东省自然科学基金面上项目(ZR2021ME093)。
摘 要:基于超声时差法的螺栓应力检测仪具有响应速度快和测量精度高等特点,使其在螺栓应力测量领域得到广泛应用。然而使用该方法检测大尺寸螺栓应力时,超声信号频率高、强度弱、回波时间长,对采集系统提出了更高的要求。该文设计了基于ARM和FPGA的双核高速采集系统。FPGA的LVDS接口用于控制高速AD,达到80 MHz的采样频率,借助等效采样原理将采样频率提升到了400 MHz。经测试,系统能以400 MHz的采样频率高精度地还原被测超声信号,孔径时间小于2.5 ns。在该采样频率下能够达到9 MB的存储深度和2.5 ms的存储时间。The bolt stress detector based on the ultrasonic time difference method has the characteristics of fast response speed and high measurement accuracy,which makes it widely used in the field of bolt stress measurement.However,when this method is used to detect the stress of large-size bolts,the ultrasonic signal has high frequency,weak strength and long echo time,which puts forward higher requirements for the acquisition system.In this paper,a dual-core high-speed acquisition system based on ARM and FPGA is designed.The LVDS interface of the FPGA is used to control the high-speed AD to reach the sampling frequency of 80 MHz,and then the sampling frequency is increased to 400 MHz with the help of the equivalent sampling principle.After testing,the system can restore the measured ultrasonic signal with a sampling frequency of 400 MHz with high accuracy,the aperture time is less than 2.5 ns.At this sampling frequency,it can achieve a memory depth of 9 MB and a storage time of 2.5 ms.
关 键 词:超声时差法 螺栓应力测量 高速信号采集系统 FPGA
分 类 号:TN792[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.90