Design of Efficient Router with Low Power and Low Latency for Network on Chip  

作　　者：M. Deivakani D. Shanthi M. Deivakani;D. Shanthi(Department of Electronics and Communication Engineering PSNA College of Engineering and Technology, Dindigul, India;Department of Computer Science Engineering PSNA College of Engineering and Technology, Dindigul, India)

机构地区：[1]Department of Electronics and Communication Engineering PSNA College of Engineering and Technology, Dindigul, India [2]Department of Computer Science Engineering PSNA College of Engineering and Technology, Dindigul, India

出　　处：《Circuits and Systems》2016年第4期339-349,共11页电路与系统（英文）

摘　　要：The NoC consists of processing element (PE), network interface (NI) and router. This paper proposes a hybrid scheme for Netwok of Chip (NoC), which aims at obtaining low latency and low power consumption by concerning wired and wireless links between routers. The main objective of this paper is to reduce the latency and power consumption of the network on chip architecture using wireless link between routers. In this paper, the power consumption is reduced by designing a low power router and latency is reduced by implementing a on-chip wireless communication as express links for transferring data from one subnet routers to another subnet routers. The average packet latency and normalized power consumption of proposed hybrid NoC router are analyzed for synthetic traffic loads as shuffle traffic, bitcomp traffic, transpose traffic and bitrev traffic. The proposed hybrid NoC router reduces the normalized power over the wired NoC by 12.18% in consumer traffic, 12.80% in AutoIndust traffic and 12.5% in MPEG2 traffic. The performance is also analyzed with real time traffic environments using Network simulator 2 tool.The NoC consists of processing element (PE), network interface (NI) and router. This paper proposes a hybrid scheme for Netwok of Chip (NoC), which aims at obtaining low latency and low power consumption by concerning wired and wireless links between routers. The main objective of this paper is to reduce the latency and power consumption of the network on chip architecture using wireless link between routers. In this paper, the power consumption is reduced by designing a low power router and latency is reduced by implementing a on-chip wireless communication as express links for transferring data from one subnet routers to another subnet routers. The average packet latency and normalized power consumption of proposed hybrid NoC router are analyzed for synthetic traffic loads as shuffle traffic, bitcomp traffic, transpose traffic and bitrev traffic. The proposed hybrid NoC router reduces the normalized power over the wired NoC by 12.18% in consumer traffic, 12.80% in AutoIndust traffic and 12.5% in MPEG2 traffic. The performance is also analyzed with real time traffic environments using Network simulator 2 tool.

关 键 词：Network on Chip ROUTER Processing Element Wireless Link Power Consumption Average Packet Latency 

分 类 号：TN9[电子电信—信息与通信工程]