检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:Kanhaiya Lal Pushkar Rajendra Kumar Goel Kavya Gupta Pinky Vivek Javed Ashraf Kanhaiya Lal Pushkar;Rajendra Kumar Goel;Kavya Gupta;Pinky Vivek;Javed Ashraf(Department of Electronics and Communication Engineering, Maharaja Agrasen Institute of Technology, Rohini, India;Department of Electronics and Communication Engineering, Al-Falah University, Faridabad, India)
机构地区:[1]Department of Electronics and Communication Engineering, Maharaja Agrasen Institute of Technology, Rohini, India [2]Department of Electronics and Communication Engineering, Al-Falah University, Faridabad, India
出 处:《Circuits and Systems》2016年第13期4145-4153,共10页电路与系统(英文)
摘 要:A new Single-Resistance-Controlled (SRC) sinusoidal oscillator using single Voltage Differencing-Differential Input Buffered Amplifier (VD-DIBA), only four passive components (two capacitors and two resistors), is presented. The proposed structure provides the following advantageous features: 1) independent control of oscillation frequency and condition of oscillation and 2) low active and passive sensitivities. The effects of non-idealities of the VD-DIBA on the proposed oscillator have also been investigated. The proposed SRC sinusoidal oscillator has been checked for robustness using Monte-Carlo simulation. SPICE simulation results have been included using 0.35 μm MIETEC technology to confirm the validity of the proposed SRC sinusoidal oscillator.A new Single-Resistance-Controlled (SRC) sinusoidal oscillator using single Voltage Differencing-Differential Input Buffered Amplifier (VD-DIBA), only four passive components (two capacitors and two resistors), is presented. The proposed structure provides the following advantageous features: 1) independent control of oscillation frequency and condition of oscillation and 2) low active and passive sensitivities. The effects of non-idealities of the VD-DIBA on the proposed oscillator have also been investigated. The proposed SRC sinusoidal oscillator has been checked for robustness using Monte-Carlo simulation. SPICE simulation results have been included using 0.35 μm MIETEC technology to confirm the validity of the proposed SRC sinusoidal oscillator.
关 键 词:Voltage Differencing-Differential Input Buffered Amplifier Voltage-Mode Circuit Sinusoidal Oscillator
分 类 号:TN7[电子电信—电路与系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.7