CLOCK-DRIVEN

作品数：4被引量：0H指数：0
导出分析报告
相关领域：自动化与计算机技术更多>>
相关作者：蔡懿慈洪先龙刘毅吴为民更多>>
相关机构：清华大学更多>>
相关期刊：《Chinese Physics Letters》《Frontiers of Computer Science》《Chinese Physics B》《Journal of Semiconductors》更多>>
相关基金：国家自然科学基金国家重点基础研究发展计划更多>>
-
在结果中检索

检索结果分析

结果分析中...
共 条 记 录，以下是1-4
全选清除导出
参考文献引证文献引用追踪
视图：
排序：
Detailed and clock-driven simulation for HPC interconnection network
《Frontiers of Computer Science》2016年第5期797-811,共15页Wenhao ZHOU Juan CHEN Chen CUI Qian WANG Dezun DONG Yuhua TANG 
Performance and energy consumption of high performance computing （HPC） interconnection networks have a great significance in the whole supercomputer, and building up HPC interconnection network simulation plat- form...
关键词：high performance computing clock-driven sim-ulation interconnection network BookSim 
Stability of operation versus temperature of a three-phase clock-driven chaotic circuit
《Chinese Physics B》2013年第12期152-159,共8页周继超 Hyunsik Son Namtae Kim Han Jung Song 
Project supported by the Basic Science Research Program through the National Research Foundation of Korea(NRF)funded by the Ministry of Education(Grant No.2011-0011698)
We evaluate the influence of temperature on the behavior of a three-phase clock-driven metal–oxide–semiconductor （MOS） chaotic circuit. The chaotic circuit consists of two nonlinear functions, a level shifter, and...
关键词：chaotic circuit nonlinear functions temperature effect bifurcation Lyapunov exponent 
Effect of Temperature on a Two-Phase Clock-Driven Discrete-Time Chaotic Circuit
《Chinese Physics Letters》2013年第2期46-48,共3页ZHOU Ji-Chao SONG Han-Jung 
Supported by Basic Science Research Program through the National Research Foundation of Korea(NRF)funded by the Ministry of Education,Science and Technology(2012-0002777).
The effects of temperature on a two-phase clock-driven discrete-time chaotic circuit are presented.The circuit for temperature analysis consists of two switches for sample and hold,a source follower,and a nonlinear fu...
关键词：temperature. CHAOTIC BIFURCATION 
A New Clock-Driven ECO Placement Algorithm Based on Table-Lookup Delay Model
《Journal of Semiconductors》2002年第5期473-478,共6页刘毅 洪先龙 蔡懿慈 吴为民 Chung-Wen Albert Tsao 
国家自然科学基金 (批准号 :60 0 760 16);国家"九七三"重点研究发展规划 (编号 :G19980 30 411)资助项目~~
A new clock-driven ECO placement algorithm is pr es ented for standard-cell layout design based on the table-lookup delay model.It considers useful clock skew information in the placement stage.It also modifies the ...
关键词：CLOCK-DRIVEN incremental placement useful skew permissibl e skew range 
全选清除导出
共1页<1>
检索报告 对象比较 聚类工具 使用帮助 返回顶部