Multiprocessing and Dataflow Processing Architecture of a Pixel Processor and Its VHDL Simulation Strategy  

Multiprocessing and Dataflow Processing Architecture of a Pixel Processor and Its VHDL Simulation Strategy

在线阅读下载全文

作  者:董社勤 陈爽 鲁杰峰 高国安 

出  处:《Journal of Harbin Institute of Technology(New Series)》1996年第4期49-53,共5页哈尔滨工业大学学报(英文版)

摘  要:The design of a pixel processor of a real-time CIG (Computer Image Generation) system is summarized. The system has been brought into use. In order to adopt ASIC (Application-Specific integrated Circuit) technology in the design of the new system, the VHDL (Very high speed integrated circuit Hardware Description Language) is used and a re-design and simulation strategy is planed.MultiprocessingandDataflowProcessingArchitectureofaPixelProcessorandItsVHDLSimulation StrategyDONGSheqin;CHENShuang;LUJiefeng...

关 键 词:ss: Computer graghic hardware real-time image generation system CIG VHDL PIXEL PROCESSOR SIMULATION 

分 类 号:TP342[自动化与计算机技术—计算机系统结构]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象